Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Wed Mar 19 03:39:38 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.310        0.000                      0                   74        0.223        0.000                      0                   74        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.310        0.000                      0                   74        0.223        0.000                      0                   74        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.475%)  route 1.573ns (77.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.202    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.456     5.658 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          1.573     7.231    alu_manual/Q[0]
    SLICE_X52Y87         FDRE                                         r  alu_manual/D_b_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.438    14.842    alu_manual/CLK
    SLICE_X52Y87         FDRE                                         r  alu_manual/D_b_q_reg[8]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.524    14.541    alu_manual/D_b_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.456ns (22.475%)  route 1.573ns (77.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.202    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.456     5.658 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          1.573     7.231    alu_manual/Q[0]
    SLICE_X52Y87         FDRE                                         r  alu_manual/D_b_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.438    14.842    alu_manual/CLK
    SLICE_X52Y87         FDRE                                         r  alu_manual/D_b_q_reg[9]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.524    14.541    alu_manual/D_b_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.456ns (20.994%)  route 1.716ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.202    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.456     5.658 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          1.716     7.374    alu_manual/Q[0]
    SLICE_X58Y88         FDRE                                         r  alu_manual/D_b_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.909    alu_manual/CLK
    SLICE_X58Y88         FDRE                                         r  alu_manual/D_b_q_reg[19]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X58Y88         FDRE (Setup_fdre_C_R)       -0.429    14.717    alu_manual/D_b_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.456ns (20.994%)  route 1.716ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.202    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.456     5.658 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          1.716     7.374    alu_manual/Q[0]
    SLICE_X58Y88         FDRE                                         r  alu_manual/D_b_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.909    alu_manual/CLK
    SLICE_X58Y88         FDRE                                         r  alu_manual/D_b_q_reg[21]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X58Y88         FDRE (Setup_fdre_C_R)       -0.429    14.717    alu_manual/D_b_q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.456ns (20.994%)  route 1.716ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.202    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.456     5.658 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          1.716     7.374    alu_manual/Q[0]
    SLICE_X58Y88         FDRE                                         r  alu_manual/D_b_q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.909    alu_manual/CLK
    SLICE_X58Y88         FDRE                                         r  alu_manual/D_b_q_reg[24]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X58Y88         FDRE (Setup_fdre_C_R)       -0.429    14.717    alu_manual/D_b_q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.456ns (20.994%)  route 1.716ns (79.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.202    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.456     5.658 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          1.716     7.374    alu_manual/Q[0]
    SLICE_X58Y88         FDRE                                         r  alu_manual/D_b_q_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.909    alu_manual/CLK
    SLICE_X58Y88         FDRE                                         r  alu_manual/D_b_q_reg[27]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X58Y88         FDRE (Setup_fdre_C_R)       -0.429    14.717    alu_manual/D_b_q_reg[27]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.456ns (24.121%)  route 1.434ns (75.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.202    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.456     5.658 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          1.434     7.092    alu_manual/Q[0]
    SLICE_X52Y86         FDRE                                         r  alu_manual/D_b_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.841    alu_manual/CLK
    SLICE_X52Y86         FDRE                                         r  alu_manual/D_b_q_reg[10]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.524    14.540    alu_manual/D_b_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.456ns (24.121%)  route 1.434ns (75.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.202    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.456     5.658 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          1.434     7.092    alu_manual/Q[0]
    SLICE_X52Y86         FDRE                                         r  alu_manual/D_b_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.841    alu_manual/CLK
    SLICE_X52Y86         FDRE                                         r  alu_manual/D_b_q_reg[12]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.524    14.540    alu_manual/D_b_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.456ns (24.121%)  route 1.434ns (75.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.202    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.456     5.658 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          1.434     7.092    alu_manual/Q[0]
    SLICE_X52Y86         FDRE                                         r  alu_manual/D_b_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.841    alu_manual/CLK
    SLICE_X52Y86         FDRE                                         r  alu_manual/D_b_q_reg[13]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.524    14.540    alu_manual/D_b_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.456ns (24.121%)  route 1.434ns (75.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.618     5.202    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.456     5.658 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          1.434     7.092    alu_manual/Q[0]
    SLICE_X52Y86         FDRE                                         r  alu_manual/D_b_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437    14.841    alu_manual/CLK
    SLICE_X52Y86         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.524    14.540    alu_manual/D_b_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  7.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/FSM_onehot_D_states_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/CLK
    SLICE_X63Y86         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/Q
                         net (fo=6, routed)           0.141     1.815    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-_n_0_1]
    SLICE_X62Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.860 r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/FSM_onehot_D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    alu_manual/forLoop_idx_0_755531683[1].io_button_cond_n_3
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.048    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[0]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.091     1.637    alu_manual/FSM_onehot_D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1025356878[1].io_button_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/CLK
    SLICE_X63Y86         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/Q
                         net (fo=6, routed)           0.142     1.816    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-_n_0_1]
    SLICE_X62Y86         LUT2 (Prop_lut2_I1_O)        0.045     1.861 r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_last_q_i_1/O
                         net (fo=1, routed)           0.000     1.861    alu_manual/forLoop_idx_0_1025356878[1].io_button_edge/M_io_button_cond_out[0]
    SLICE_X62Y86         FDRE                                         r  alu_manual/forLoop_idx_0_1025356878[1].io_button_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.048    alu_manual/forLoop_idx_0_1025356878[1].io_button_edge/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/forLoop_idx_0_1025356878[1].io_button_edge/D_last_q_reg/C
                         clock pessimism             -0.503     1.546    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.092     1.638    alu_manual/forLoop_idx_0_1025356878[1].io_button_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.534    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/CLK
    SLICE_X63Y87         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.845    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/D_pipe_d__0[1]
    SLICE_X63Y87         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     2.049    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/CLK
    SLICE_X63Y87         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.066     1.600    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.586     1.530    reset_cond/CLK
    SLICE_X59Y82         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDSE (Prop_fdse_C_Q)         0.141     1.671 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.847    reset_cond/D_stage_d[2]
    SLICE_X59Y82         FDSE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     2.043    reset_cond/CLK
    SLICE_X59Y82         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X59Y82         FDSE (Hold_fdse_C_D)         0.070     1.600    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.716%)  route 0.201ns (52.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/CLK
    SLICE_X63Y86         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/Q
                         net (fo=6, routed)           0.201     1.874    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-_n_0_1]
    SLICE_X63Y86         LUT3 (Prop_lut3_I1_O)        0.042     1.916 r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.916    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.048    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/CLK
    SLICE_X63Y86         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.107     1.640    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 alu_manual/FSM_onehot_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/FSM_onehot_D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.085%)  route 0.185ns (49.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/FSM_onehot_D_states_q_reg[2]/Q
                         net (fo=18, routed)          0.185     1.859    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/FSM_onehot_D_states_q_reg[2]_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.904 r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/FSM_onehot_D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.904    alu_manual/forLoop_idx_0_755531683[1].io_button_cond_n_1
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.048    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[2]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.092     1.625    alu_manual/FSM_onehot_D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.122%)  route 0.201ns (51.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/CLK
    SLICE_X63Y86         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/Q
                         net (fo=6, routed)           0.201     1.874    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-_n_0_1]
    SLICE_X63Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.919 r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q[-1]_i_1/O
                         net (fo=1, routed)           0.000     1.919    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q[-1]_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.048    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/CLK
    SLICE_X63Y86         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.091     1.624    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_ctr_q_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1025356878[1].io_button_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/FSM_onehot_D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.909%)  route 0.228ns (55.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/forLoop_idx_0_1025356878[1].io_button_edge/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/forLoop_idx_0_1025356878[1].io_button_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/forLoop_idx_0_1025356878[1].io_button_edge/D_last_q_reg/Q
                         net (fo=3, routed)           0.228     1.902    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/D_last_q
    SLICE_X62Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.947 r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/FSM_onehot_D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.947    alu_manual/forLoop_idx_0_755531683[1].io_button_cond_n_2
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.048    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[1]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.092     1.625    alu_manual/FSM_onehot_D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.063%)  route 0.220ns (60.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          0.220     1.893    alu_manual/Q[0]
    SLICE_X60Y83         FDRE                                         r  alu_manual/D_b_q_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.855     2.044    alu_manual/CLK
    SLICE_X60Y83         FDRE                                         r  alu_manual/D_b_q_reg[31]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X60Y83         FDRE (Hold_fdre_C_R)         0.009     1.554    alu_manual/D_b_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.641%)  route 0.224ns (61.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          0.224     1.897    alu_manual/Q[0]
    SLICE_X60Y84         FDRE                                         r  alu_manual/D_b_q_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.855     2.045    alu_manual/CLK
    SLICE_X60Y84         FDRE                                         r  alu_manual/D_b_q_reg[29]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y84         FDRE (Hold_fdre_C_R)         0.009     1.555    alu_manual/D_b_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y87   alu_manual/D_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y86   alu_manual/D_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y87   alu_manual/D_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y86   alu_manual/D_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y85   alu_manual/D_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y85   alu_manual/D_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y85   alu_manual/D_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y86   alu_manual/D_a_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y86   alu_manual/D_a_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y87   alu_manual/D_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y87   alu_manual/D_a_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y86   alu_manual/D_a_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y86   alu_manual/D_a_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   alu_manual/D_a_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   alu_manual/D_a_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   alu_manual/D_a_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   alu_manual/D_a_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y85   alu_manual/D_a_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y85   alu_manual/D_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y87   alu_manual/D_a_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y87   alu_manual/D_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y86   alu_manual/D_a_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y86   alu_manual/D_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   alu_manual/D_a_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   alu_manual/D_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   alu_manual/D_a_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   alu_manual/D_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y85   alu_manual/D_a_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y85   alu_manual/D_a_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.234ns  (logic 7.708ns (29.381%)  route 18.526ns (70.619%))
  Logic Levels:           22  (IBUF=1 LUT4=2 LUT5=4 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][6]_INST_0_i_2/O
                         net (fo=115, routed)         3.729     5.215    alu_manual/io_led[2][6]
    SLICE_X48Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.339 r  alu_manual/io_led[0][3]_INST_0_i_25/O
                         net (fo=3, routed)           0.734     6.074    alu_manual/io_led[0][3]_INST_0_i_25_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.198 r  alu_manual/io_led[0][5]_INST_0_i_24/O
                         net (fo=3, routed)           0.333     6.530    alu_manual/io_led[0][5]_INST_0_i_24_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.654 r  alu_manual/io_led[0][7]_INST_0_i_20/O
                         net (fo=3, routed)           0.882     7.536    alu_manual/io_led[0][7]_INST_0_i_20_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  alu_manual/io_led[1][1]_INST_0_i_32/O
                         net (fo=3, routed)           0.425     8.086    alu_manual/io_led[1][1]_INST_0_i_32_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  alu_manual/io_led[1][3]_INST_0_i_22/O
                         net (fo=3, routed)           0.597     8.807    alu_manual/io_led[1][3]_INST_0_i_22_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.931 r  alu_manual/io_led[1][5]_INST_0_i_26/O
                         net (fo=3, routed)           0.621     9.551    alu_manual/io_led[1][5]_INST_0_i_26_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  alu_manual/io_led[1][7]_INST_0_i_52/O
                         net (fo=3, routed)           0.678    10.353    alu_manual/io_led[1][7]_INST_0_i_52_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.477 r  alu_manual/io_led[0][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.585    11.063    alu_manual/io_led[0][1]_INST_0_i_14_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.187 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=3, routed)           0.184    11.370    alu_manual/io_led[0][5]_INST_0_i_31_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  alu_manual/io_led[0][5]_INST_0_i_17/O
                         net (fo=3, routed)           0.879    12.373    alu_manual/io_led[0][5]_INST_0_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.497 r  alu_manual/io_led[0][7]_INST_0_i_16/O
                         net (fo=3, routed)           0.445    12.942    alu_manual/io_led[0][7]_INST_0_i_16_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=3, routed)           0.390    13.457    alu_manual/io_led[1][1]_INST_0_i_24_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.581 r  alu_manual/io_led[1][3]_INST_0_i_16/O
                         net (fo=3, routed)           0.442    14.022    alu_manual/io_led[1][3]_INST_0_i_16_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.146 r  alu_manual/io_led[2][7]_INST_0_i_7/O
                         net (fo=3, routed)           0.864    15.010    alu_manual/io_led[2][7]_INST_0_i_7_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.134 r  alu_manual/io_led[2][6]_INST_0_i_4/O
                         net (fo=2, routed)           0.469    15.603    alu_manual/io_led[2][6]_INST_0_i_4_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.118    15.721 r  alu_manual/io_led[2][6]_INST_0_i_3/O
                         net (fo=3, routed)           0.966    16.688    alu_manual/io_led[2][6]_INST_0_i_3_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.326    17.014 f  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=3, routed)           1.082    18.096    alu_manual/io_led[2]_OBUF[0]
    SLICE_X61Y85         LUT5 (Prop_lut5_I0_O)        0.124    18.220 r  alu_manual/io_led[2][7]_INST_0_i_2/O
                         net (fo=2, routed)           0.950    19.170    alu_manual/io_led[2]_OBUF[2]
    SLICE_X57Y83         LUT5 (Prop_lut5_I1_O)        0.124    19.294 f  alu_manual/io_led[0][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.992    20.286    alu_manual/io_led[0][0]_INST_0_i_3_n_0
    SLICE_X56Y88         LUT5 (Prop_lut5_I1_O)        0.124    20.410 r  alu_manual/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.279    22.689    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    26.234 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    26.234    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.905ns  (logic 7.539ns (30.271%)  route 17.366ns (69.729%))
  Logic Levels:           21  (IBUF=1 LUT4=2 LUT5=1 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][6]_INST_0_i_2/O
                         net (fo=115, routed)         3.729     5.215    alu_manual/io_led[2][6]
    SLICE_X48Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.339 r  alu_manual/io_led[0][3]_INST_0_i_25/O
                         net (fo=3, routed)           0.734     6.074    alu_manual/io_led[0][3]_INST_0_i_25_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.198 r  alu_manual/io_led[0][5]_INST_0_i_24/O
                         net (fo=3, routed)           0.333     6.530    alu_manual/io_led[0][5]_INST_0_i_24_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.654 r  alu_manual/io_led[0][7]_INST_0_i_20/O
                         net (fo=3, routed)           0.882     7.536    alu_manual/io_led[0][7]_INST_0_i_20_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  alu_manual/io_led[1][1]_INST_0_i_32/O
                         net (fo=3, routed)           0.425     8.086    alu_manual/io_led[1][1]_INST_0_i_32_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  alu_manual/io_led[1][3]_INST_0_i_22/O
                         net (fo=3, routed)           0.597     8.807    alu_manual/io_led[1][3]_INST_0_i_22_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.931 r  alu_manual/io_led[1][5]_INST_0_i_26/O
                         net (fo=3, routed)           0.621     9.551    alu_manual/io_led[1][5]_INST_0_i_26_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  alu_manual/io_led[1][7]_INST_0_i_52/O
                         net (fo=3, routed)           0.678    10.353    alu_manual/io_led[1][7]_INST_0_i_52_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.477 r  alu_manual/io_led[0][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.585    11.063    alu_manual/io_led[0][1]_INST_0_i_14_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.187 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=3, routed)           0.184    11.370    alu_manual/io_led[0][5]_INST_0_i_31_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  alu_manual/io_led[0][5]_INST_0_i_17/O
                         net (fo=3, routed)           0.879    12.373    alu_manual/io_led[0][5]_INST_0_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.497 r  alu_manual/io_led[0][7]_INST_0_i_16/O
                         net (fo=3, routed)           0.445    12.942    alu_manual/io_led[0][7]_INST_0_i_16_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=3, routed)           0.390    13.457    alu_manual/io_led[1][1]_INST_0_i_24_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.581 r  alu_manual/io_led[1][3]_INST_0_i_16/O
                         net (fo=3, routed)           0.442    14.022    alu_manual/io_led[1][3]_INST_0_i_16_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.146 r  alu_manual/io_led[2][7]_INST_0_i_7/O
                         net (fo=3, routed)           0.864    15.010    alu_manual/io_led[2][7]_INST_0_i_7_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.134 r  alu_manual/io_led[2][6]_INST_0_i_4/O
                         net (fo=2, routed)           0.469    15.603    alu_manual/io_led[2][6]_INST_0_i_4_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.118    15.721 r  alu_manual/io_led[2][6]_INST_0_i_3/O
                         net (fo=3, routed)           0.966    16.688    alu_manual/io_led[2][6]_INST_0_i_3_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.326    17.014 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=3, routed)           0.856    17.870    alu_manual/io_led[2]_OBUF[0]
    SLICE_X60Y84         LUT6 (Prop_lut6_I5_O)        0.124    17.994 r  alu_manual/io_led[1][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.378    18.372    alu_manual/io_led[1][7]_INST_0_i_3_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.496 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.908    21.404    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    24.905 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    24.905    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.526ns  (logic 7.446ns (30.358%)  route 17.080ns (69.642%))
  Logic Levels:           20  (IBUF=1 LUT4=2 LUT5=2 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][6]_INST_0_i_2/O
                         net (fo=115, routed)         3.729     5.215    alu_manual/io_led[2][6]
    SLICE_X48Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.339 r  alu_manual/io_led[0][3]_INST_0_i_25/O
                         net (fo=3, routed)           0.734     6.074    alu_manual/io_led[0][3]_INST_0_i_25_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.198 r  alu_manual/io_led[0][5]_INST_0_i_24/O
                         net (fo=3, routed)           0.333     6.530    alu_manual/io_led[0][5]_INST_0_i_24_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.654 r  alu_manual/io_led[0][7]_INST_0_i_20/O
                         net (fo=3, routed)           0.882     7.536    alu_manual/io_led[0][7]_INST_0_i_20_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  alu_manual/io_led[1][1]_INST_0_i_32/O
                         net (fo=3, routed)           0.425     8.086    alu_manual/io_led[1][1]_INST_0_i_32_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  alu_manual/io_led[1][3]_INST_0_i_22/O
                         net (fo=3, routed)           0.597     8.807    alu_manual/io_led[1][3]_INST_0_i_22_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.931 r  alu_manual/io_led[1][5]_INST_0_i_26/O
                         net (fo=3, routed)           0.621     9.551    alu_manual/io_led[1][5]_INST_0_i_26_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  alu_manual/io_led[1][7]_INST_0_i_52/O
                         net (fo=3, routed)           0.678    10.353    alu_manual/io_led[1][7]_INST_0_i_52_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.477 r  alu_manual/io_led[0][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.585    11.063    alu_manual/io_led[0][1]_INST_0_i_14_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.187 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=3, routed)           0.184    11.370    alu_manual/io_led[0][5]_INST_0_i_31_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  alu_manual/io_led[0][5]_INST_0_i_17/O
                         net (fo=3, routed)           0.879    12.373    alu_manual/io_led[0][5]_INST_0_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.497 r  alu_manual/io_led[0][7]_INST_0_i_16/O
                         net (fo=3, routed)           0.445    12.942    alu_manual/io_led[0][7]_INST_0_i_16_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=3, routed)           0.390    13.457    alu_manual/io_led[1][1]_INST_0_i_24_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.581 r  alu_manual/io_led[1][3]_INST_0_i_16/O
                         net (fo=3, routed)           0.442    14.022    alu_manual/io_led[1][3]_INST_0_i_16_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.146 r  alu_manual/io_led[2][7]_INST_0_i_7/O
                         net (fo=3, routed)           0.864    15.010    alu_manual/io_led[2][7]_INST_0_i_7_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.134 r  alu_manual/io_led[2][6]_INST_0_i_4/O
                         net (fo=2, routed)           0.469    15.603    alu_manual/io_led[2][6]_INST_0_i_4_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.118    15.721 r  alu_manual/io_led[2][6]_INST_0_i_3/O
                         net (fo=3, routed)           0.966    16.688    alu_manual/io_led[2][6]_INST_0_i_3_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.326    17.014 f  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=3, routed)           1.082    18.096    alu_manual/io_led[2]_OBUF[0]
    SLICE_X61Y85         LUT5 (Prop_lut5_I0_O)        0.124    18.220 r  alu_manual/io_led[2][7]_INST_0_i_2/O
                         net (fo=2, routed)           2.775    20.994    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    24.526 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    24.526    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.639ns  (logic 7.571ns (32.029%)  route 16.068ns (67.971%))
  Logic Levels:           19  (IBUF=1 LUT4=2 LUT5=1 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][6]_INST_0_i_2/O
                         net (fo=115, routed)         3.729     5.215    alu_manual/io_led[2][6]
    SLICE_X48Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.339 r  alu_manual/io_led[0][3]_INST_0_i_25/O
                         net (fo=3, routed)           0.734     6.074    alu_manual/io_led[0][3]_INST_0_i_25_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.198 r  alu_manual/io_led[0][5]_INST_0_i_24/O
                         net (fo=3, routed)           0.333     6.530    alu_manual/io_led[0][5]_INST_0_i_24_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.654 r  alu_manual/io_led[0][7]_INST_0_i_20/O
                         net (fo=3, routed)           0.882     7.536    alu_manual/io_led[0][7]_INST_0_i_20_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  alu_manual/io_led[1][1]_INST_0_i_32/O
                         net (fo=3, routed)           0.425     8.086    alu_manual/io_led[1][1]_INST_0_i_32_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  alu_manual/io_led[1][3]_INST_0_i_22/O
                         net (fo=3, routed)           0.597     8.807    alu_manual/io_led[1][3]_INST_0_i_22_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.931 r  alu_manual/io_led[1][5]_INST_0_i_26/O
                         net (fo=3, routed)           0.621     9.551    alu_manual/io_led[1][5]_INST_0_i_26_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  alu_manual/io_led[1][7]_INST_0_i_52/O
                         net (fo=3, routed)           0.678    10.353    alu_manual/io_led[1][7]_INST_0_i_52_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.477 r  alu_manual/io_led[0][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.585    11.063    alu_manual/io_led[0][1]_INST_0_i_14_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.187 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=3, routed)           0.184    11.370    alu_manual/io_led[0][5]_INST_0_i_31_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  alu_manual/io_led[0][5]_INST_0_i_17/O
                         net (fo=3, routed)           0.879    12.373    alu_manual/io_led[0][5]_INST_0_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.497 r  alu_manual/io_led[0][7]_INST_0_i_16/O
                         net (fo=3, routed)           0.445    12.942    alu_manual/io_led[0][7]_INST_0_i_16_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=3, routed)           0.390    13.457    alu_manual/io_led[1][1]_INST_0_i_24_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.581 r  alu_manual/io_led[1][3]_INST_0_i_16/O
                         net (fo=3, routed)           0.442    14.022    alu_manual/io_led[1][3]_INST_0_i_16_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.146 r  alu_manual/io_led[2][7]_INST_0_i_7/O
                         net (fo=3, routed)           0.864    15.010    alu_manual/io_led[2][7]_INST_0_i_7_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.134 r  alu_manual/io_led[2][6]_INST_0_i_4/O
                         net (fo=2, routed)           0.469    15.603    alu_manual/io_led[2][6]_INST_0_i_4_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.118    15.721 r  alu_manual/io_led[2][6]_INST_0_i_3/O
                         net (fo=3, routed)           0.956    16.678    alu_manual/io_led[2][6]_INST_0_i_3_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I3_O)        0.354    17.032 r  alu_manual/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.855    19.886    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.753    23.639 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    23.639    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.261ns  (logic 7.319ns (31.463%)  route 15.943ns (68.537%))
  Logic Levels:           19  (IBUF=1 LUT4=2 LUT5=1 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][6]_INST_0_i_2/O
                         net (fo=115, routed)         3.729     5.215    alu_manual/io_led[2][6]
    SLICE_X48Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.339 r  alu_manual/io_led[0][3]_INST_0_i_25/O
                         net (fo=3, routed)           0.734     6.074    alu_manual/io_led[0][3]_INST_0_i_25_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.198 r  alu_manual/io_led[0][5]_INST_0_i_24/O
                         net (fo=3, routed)           0.333     6.530    alu_manual/io_led[0][5]_INST_0_i_24_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.654 r  alu_manual/io_led[0][7]_INST_0_i_20/O
                         net (fo=3, routed)           0.882     7.536    alu_manual/io_led[0][7]_INST_0_i_20_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  alu_manual/io_led[1][1]_INST_0_i_32/O
                         net (fo=3, routed)           0.425     8.086    alu_manual/io_led[1][1]_INST_0_i_32_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  alu_manual/io_led[1][3]_INST_0_i_22/O
                         net (fo=3, routed)           0.597     8.807    alu_manual/io_led[1][3]_INST_0_i_22_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.931 r  alu_manual/io_led[1][5]_INST_0_i_26/O
                         net (fo=3, routed)           0.621     9.551    alu_manual/io_led[1][5]_INST_0_i_26_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  alu_manual/io_led[1][7]_INST_0_i_52/O
                         net (fo=3, routed)           0.678    10.353    alu_manual/io_led[1][7]_INST_0_i_52_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.477 r  alu_manual/io_led[0][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.585    11.063    alu_manual/io_led[0][1]_INST_0_i_14_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.187 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=3, routed)           0.184    11.370    alu_manual/io_led[0][5]_INST_0_i_31_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  alu_manual/io_led[0][5]_INST_0_i_17/O
                         net (fo=3, routed)           0.879    12.373    alu_manual/io_led[0][5]_INST_0_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.497 r  alu_manual/io_led[0][7]_INST_0_i_16/O
                         net (fo=3, routed)           0.445    12.942    alu_manual/io_led[0][7]_INST_0_i_16_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=3, routed)           0.390    13.457    alu_manual/io_led[1][1]_INST_0_i_24_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.581 r  alu_manual/io_led[1][3]_INST_0_i_16/O
                         net (fo=3, routed)           0.442    14.022    alu_manual/io_led[1][3]_INST_0_i_16_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.146 r  alu_manual/io_led[2][7]_INST_0_i_7/O
                         net (fo=3, routed)           0.864    15.010    alu_manual/io_led[2][7]_INST_0_i_7_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.134 r  alu_manual/io_led[2][6]_INST_0_i_4/O
                         net (fo=2, routed)           0.469    15.603    alu_manual/io_led[2][6]_INST_0_i_4_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.118    15.721 r  alu_manual/io_led[2][6]_INST_0_i_3/O
                         net (fo=3, routed)           0.966    16.688    alu_manual/io_led[2][6]_INST_0_i_3_n_0
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.326    17.014 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=3, routed)           2.719    19.733    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.529    23.261 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    23.261    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.173ns  (logic 7.221ns (32.568%)  route 14.951ns (67.432%))
  Logic Levels:           20  (IBUF=1 LUT4=1 LUT5=2 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][6]_INST_0_i_2/O
                         net (fo=115, routed)         3.729     5.215    alu_manual/io_led[2][6]
    SLICE_X48Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.339 r  alu_manual/io_led[0][3]_INST_0_i_25/O
                         net (fo=3, routed)           0.734     6.074    alu_manual/io_led[0][3]_INST_0_i_25_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.198 r  alu_manual/io_led[0][5]_INST_0_i_24/O
                         net (fo=3, routed)           0.333     6.530    alu_manual/io_led[0][5]_INST_0_i_24_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.654 r  alu_manual/io_led[0][7]_INST_0_i_20/O
                         net (fo=3, routed)           0.882     7.536    alu_manual/io_led[0][7]_INST_0_i_20_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  alu_manual/io_led[1][1]_INST_0_i_32/O
                         net (fo=3, routed)           0.425     8.086    alu_manual/io_led[1][1]_INST_0_i_32_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  alu_manual/io_led[1][3]_INST_0_i_22/O
                         net (fo=3, routed)           0.597     8.807    alu_manual/io_led[1][3]_INST_0_i_22_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.931 r  alu_manual/io_led[1][5]_INST_0_i_26/O
                         net (fo=3, routed)           0.621     9.551    alu_manual/io_led[1][5]_INST_0_i_26_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  alu_manual/io_led[1][7]_INST_0_i_52/O
                         net (fo=3, routed)           0.678    10.353    alu_manual/io_led[1][7]_INST_0_i_52_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.477 r  alu_manual/io_led[0][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.585    11.063    alu_manual/io_led[0][1]_INST_0_i_14_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.187 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=3, routed)           0.184    11.370    alu_manual/io_led[0][5]_INST_0_i_31_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  alu_manual/io_led[0][5]_INST_0_i_17/O
                         net (fo=3, routed)           0.879    12.373    alu_manual/io_led[0][5]_INST_0_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.497 r  alu_manual/io_led[0][7]_INST_0_i_16/O
                         net (fo=3, routed)           0.445    12.942    alu_manual/io_led[0][7]_INST_0_i_16_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=3, routed)           0.390    13.457    alu_manual/io_led[1][1]_INST_0_i_24_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.581 r  alu_manual/io_led[1][3]_INST_0_i_16/O
                         net (fo=3, routed)           0.442    14.022    alu_manual/io_led[1][3]_INST_0_i_16_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.146 r  alu_manual/io_led[2][7]_INST_0_i_7/O
                         net (fo=3, routed)           0.864    15.010    alu_manual/io_led[2][7]_INST_0_i_7_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.134 r  alu_manual/io_led[2][6]_INST_0_i_4/O
                         net (fo=2, routed)           0.469    15.603    alu_manual/io_led[2][6]_INST_0_i_4_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I0_O)        0.124    15.727 r  alu_manual/io_led[2][7]_INST_0_i_6/O
                         net (fo=2, routed)           0.303    16.031    alu_manual/io_led[2][7]_INST_0_i_6_n_0
    SLICE_X60Y85         LUT5 (Prop_lut5_I4_O)        0.124    16.155 r  alu_manual/io_led[1][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.304    16.459    alu_manual/io_led[1][6]_INST_0_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124    16.583 r  alu_manual/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.087    18.670    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    22.173 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    22.173    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.877ns  (logic 7.138ns (32.630%)  route 14.738ns (67.370%))
  Logic Levels:           19  (IBUF=1 LUT4=1 LUT5=1 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][6]_INST_0_i_2/O
                         net (fo=115, routed)         3.729     5.215    alu_manual/io_led[2][6]
    SLICE_X48Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.339 r  alu_manual/io_led[0][3]_INST_0_i_25/O
                         net (fo=3, routed)           0.734     6.074    alu_manual/io_led[0][3]_INST_0_i_25_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.198 r  alu_manual/io_led[0][5]_INST_0_i_24/O
                         net (fo=3, routed)           0.333     6.530    alu_manual/io_led[0][5]_INST_0_i_24_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.654 r  alu_manual/io_led[0][7]_INST_0_i_20/O
                         net (fo=3, routed)           0.882     7.536    alu_manual/io_led[0][7]_INST_0_i_20_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  alu_manual/io_led[1][1]_INST_0_i_32/O
                         net (fo=3, routed)           0.425     8.086    alu_manual/io_led[1][1]_INST_0_i_32_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  alu_manual/io_led[1][3]_INST_0_i_22/O
                         net (fo=3, routed)           0.597     8.807    alu_manual/io_led[1][3]_INST_0_i_22_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.931 r  alu_manual/io_led[1][5]_INST_0_i_26/O
                         net (fo=3, routed)           0.621     9.551    alu_manual/io_led[1][5]_INST_0_i_26_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  alu_manual/io_led[1][7]_INST_0_i_52/O
                         net (fo=3, routed)           0.678    10.353    alu_manual/io_led[1][7]_INST_0_i_52_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.477 r  alu_manual/io_led[0][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.585    11.063    alu_manual/io_led[0][1]_INST_0_i_14_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.187 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=3, routed)           0.184    11.370    alu_manual/io_led[0][5]_INST_0_i_31_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  alu_manual/io_led[0][5]_INST_0_i_17/O
                         net (fo=3, routed)           0.879    12.373    alu_manual/io_led[0][5]_INST_0_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.497 r  alu_manual/io_led[0][7]_INST_0_i_16/O
                         net (fo=3, routed)           0.445    12.942    alu_manual/io_led[0][7]_INST_0_i_16_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=3, routed)           0.390    13.457    alu_manual/io_led[1][1]_INST_0_i_24_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.581 r  alu_manual/io_led[1][3]_INST_0_i_16/O
                         net (fo=3, routed)           0.442    14.022    alu_manual/io_led[1][3]_INST_0_i_16_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.146 r  alu_manual/io_led[2][7]_INST_0_i_7/O
                         net (fo=3, routed)           0.816    14.962    alu_manual/io_led[2][7]_INST_0_i_7_n_0
    SLICE_X61Y86         LUT4 (Prop_lut4_I0_O)        0.124    15.086 r  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=2, routed)           0.668    15.754    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.124    15.878 r  alu_manual/io_led[1][4]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    16.311    alu_manual/io_led[1][4]_INST_0_i_3_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124    16.435 r  alu_manual/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.898    18.333    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.544    21.877 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    21.877    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.368ns  (logic 6.895ns (32.270%)  route 14.473ns (67.730%))
  Logic Levels:           17  (IBUF=1 LUT5=1 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][6]_INST_0_i_2/O
                         net (fo=115, routed)         3.729     5.215    alu_manual/io_led[2][6]
    SLICE_X48Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.339 r  alu_manual/io_led[0][3]_INST_0_i_25/O
                         net (fo=3, routed)           0.734     6.074    alu_manual/io_led[0][3]_INST_0_i_25_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.198 r  alu_manual/io_led[0][5]_INST_0_i_24/O
                         net (fo=3, routed)           0.333     6.530    alu_manual/io_led[0][5]_INST_0_i_24_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.654 r  alu_manual/io_led[0][7]_INST_0_i_20/O
                         net (fo=3, routed)           0.882     7.536    alu_manual/io_led[0][7]_INST_0_i_20_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  alu_manual/io_led[1][1]_INST_0_i_32/O
                         net (fo=3, routed)           0.425     8.086    alu_manual/io_led[1][1]_INST_0_i_32_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  alu_manual/io_led[1][3]_INST_0_i_22/O
                         net (fo=3, routed)           0.597     8.807    alu_manual/io_led[1][3]_INST_0_i_22_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.931 r  alu_manual/io_led[1][5]_INST_0_i_26/O
                         net (fo=3, routed)           0.621     9.551    alu_manual/io_led[1][5]_INST_0_i_26_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  alu_manual/io_led[1][7]_INST_0_i_52/O
                         net (fo=3, routed)           0.678    10.353    alu_manual/io_led[1][7]_INST_0_i_52_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.477 r  alu_manual/io_led[0][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.585    11.063    alu_manual/io_led[0][1]_INST_0_i_14_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.187 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=3, routed)           0.184    11.370    alu_manual/io_led[0][5]_INST_0_i_31_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  alu_manual/io_led[0][5]_INST_0_i_17/O
                         net (fo=3, routed)           0.879    12.373    alu_manual/io_led[0][5]_INST_0_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.497 r  alu_manual/io_led[0][7]_INST_0_i_16/O
                         net (fo=3, routed)           0.445    12.942    alu_manual/io_led[0][7]_INST_0_i_16_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=3, routed)           1.245    14.311    alu_manual/io_led[1][1]_INST_0_i_24_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I2_O)        0.124    14.435 r  alu_manual/io_led[1][1]_INST_0_i_10/O
                         net (fo=2, routed)           0.169    14.604    alu_manual/io_led[1][1]_INST_0_i_10_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I5_O)        0.124    14.728 r  alu_manual/io_led[1][1]_INST_0_i_3/O
                         net (fo=1, routed)           0.640    15.368    alu_manual/io_led[1][1]_INST_0_i_3_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.492 r  alu_manual/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.327    17.819    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         3.549    21.368 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000    21.368    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.207ns  (logic 6.894ns (32.507%)  route 14.313ns (67.493%))
  Logic Levels:           17  (IBUF=1 LUT4=1 LUT5=1 LUT6=13 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][6]_INST_0_i_2/O
                         net (fo=115, routed)         3.729     5.215    alu_manual/io_led[2][6]
    SLICE_X48Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.339 r  alu_manual/io_led[0][3]_INST_0_i_25/O
                         net (fo=3, routed)           0.734     6.074    alu_manual/io_led[0][3]_INST_0_i_25_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.198 r  alu_manual/io_led[0][5]_INST_0_i_24/O
                         net (fo=3, routed)           0.333     6.530    alu_manual/io_led[0][5]_INST_0_i_24_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.654 r  alu_manual/io_led[0][7]_INST_0_i_20/O
                         net (fo=3, routed)           0.882     7.536    alu_manual/io_led[0][7]_INST_0_i_20_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  alu_manual/io_led[1][1]_INST_0_i_32/O
                         net (fo=3, routed)           0.425     8.086    alu_manual/io_led[1][1]_INST_0_i_32_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  alu_manual/io_led[1][3]_INST_0_i_22/O
                         net (fo=3, routed)           0.597     8.807    alu_manual/io_led[1][3]_INST_0_i_22_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.931 r  alu_manual/io_led[1][5]_INST_0_i_26/O
                         net (fo=3, routed)           0.621     9.551    alu_manual/io_led[1][5]_INST_0_i_26_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  alu_manual/io_led[1][7]_INST_0_i_52/O
                         net (fo=3, routed)           0.678    10.353    alu_manual/io_led[1][7]_INST_0_i_52_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.477 r  alu_manual/io_led[0][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.585    11.063    alu_manual/io_led[0][1]_INST_0_i_14_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.187 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=3, routed)           0.184    11.370    alu_manual/io_led[0][5]_INST_0_i_31_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  alu_manual/io_led[0][5]_INST_0_i_17/O
                         net (fo=3, routed)           0.879    12.373    alu_manual/io_led[0][5]_INST_0_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.497 r  alu_manual/io_led[0][7]_INST_0_i_16/O
                         net (fo=3, routed)           0.445    12.942    alu_manual/io_led[0][7]_INST_0_i_16_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=3, routed)           0.542    13.608    alu_manual/io_led[1][1]_INST_0_i_24_n_0
    SLICE_X59Y89         LUT4 (Prop_lut4_I0_O)        0.124    13.732 r  alu_manual/io_led[1][0]_INST_0_i_12/O
                         net (fo=2, routed)           0.646    14.378    alu_manual/io_led[1][0]_INST_0_i_12_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I5_O)        0.124    14.502 r  alu_manual/io_led[1][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.586    15.088    alu_manual/io_led[1][0]_INST_0_i_3_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.212 r  alu_manual/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.447    17.659    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.547    21.207 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000    21.207    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.173ns  (logic 7.248ns (34.233%)  route 13.925ns (65.767%))
  Logic Levels:           18  (IBUF=1 LUT4=1 LUT5=2 LUT6=13 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][6]_INST_0_i_2/O
                         net (fo=115, routed)         3.729     5.215    alu_manual/io_led[2][6]
    SLICE_X48Y87         LUT5 (Prop_lut5_I1_O)        0.124     5.339 r  alu_manual/io_led[0][3]_INST_0_i_25/O
                         net (fo=3, routed)           0.734     6.074    alu_manual/io_led[0][3]_INST_0_i_25_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.198 r  alu_manual/io_led[0][5]_INST_0_i_24/O
                         net (fo=3, routed)           0.333     6.530    alu_manual/io_led[0][5]_INST_0_i_24_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.654 r  alu_manual/io_led[0][7]_INST_0_i_20/O
                         net (fo=3, routed)           0.882     7.536    alu_manual/io_led[0][7]_INST_0_i_20_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.660 r  alu_manual/io_led[1][1]_INST_0_i_32/O
                         net (fo=3, routed)           0.425     8.086    alu_manual/io_led[1][1]_INST_0_i_32_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.210 r  alu_manual/io_led[1][3]_INST_0_i_22/O
                         net (fo=3, routed)           0.597     8.807    alu_manual/io_led[1][3]_INST_0_i_22_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.931 r  alu_manual/io_led[1][5]_INST_0_i_26/O
                         net (fo=3, routed)           0.621     9.551    alu_manual/io_led[1][5]_INST_0_i_26_n_0
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  alu_manual/io_led[1][7]_INST_0_i_52/O
                         net (fo=3, routed)           0.678    10.353    alu_manual/io_led[1][7]_INST_0_i_52_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I0_O)        0.124    10.477 r  alu_manual/io_led[0][1]_INST_0_i_14/O
                         net (fo=3, routed)           0.585    11.063    alu_manual/io_led[0][1]_INST_0_i_14_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.187 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=3, routed)           0.184    11.370    alu_manual/io_led[0][5]_INST_0_i_31_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.494 r  alu_manual/io_led[0][5]_INST_0_i_17/O
                         net (fo=3, routed)           0.879    12.373    alu_manual/io_led[0][5]_INST_0_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    12.497 r  alu_manual/io_led[0][7]_INST_0_i_16/O
                         net (fo=3, routed)           0.445    12.942    alu_manual/io_led[0][7]_INST_0_i_16_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.066 r  alu_manual/io_led[1][1]_INST_0_i_24/O
                         net (fo=3, routed)           0.390    13.457    alu_manual/io_led[1][1]_INST_0_i_24_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.581 r  alu_manual/io_led[1][3]_INST_0_i_16/O
                         net (fo=3, routed)           0.456    14.036    alu_manual/io_led[1][3]_INST_0_i_16_n_0
    SLICE_X59Y88         LUT4 (Prop_lut4_I0_O)        0.150    14.186 r  alu_manual/io_led[1][2]_INST_0_i_9/O
                         net (fo=2, routed)           0.677    14.864    alu_manual/io_led[1][2]_INST_0_i_9_n_0
    SLICE_X58Y88         LUT5 (Prop_lut5_I4_O)        0.326    15.190 r  alu_manual/io_led[1][2]_INST_0_i_3/O
                         net (fo=1, routed)           0.421    15.610    alu_manual/io_led[1][2]_INST_0_i_3_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124    15.734 r  alu_manual/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.889    17.623    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    21.173 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    21.173    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.544ns (57.145%)  route 1.158ns (42.855%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  io_led[1][7]_INST_0_i_5/O
                         net (fo=51, routed)          0.818     1.058    alu_manual/io_led[1][7]_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.103 r  alu_manual/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.340     1.443    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     2.702 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     2.702    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.542ns (54.532%)  route 1.286ns (45.468%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 f  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  io_led[1][7]_INST_0_i_4/O
                         net (fo=51, routed)          0.870     1.112    alu_manual/io_led[1][7]
    SLICE_X61Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.157 r  alu_manual/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.416     1.573    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     2.827 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     2.827    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.955ns  (logic 1.530ns (51.772%)  route 1.425ns (48.228%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  io_led[1][7]_INST_0_i_5/O
                         net (fo=51, routed)          0.996     1.236    alu_manual/io_led[1][7]_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.281 r  alu_manual/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.429     1.710    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     2.955 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     2.955    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.583ns (51.294%)  route 1.503ns (48.706%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_led[1][7]_INST_0_i_4/O
                         net (fo=51, routed)          0.858     1.101    alu_manual/io_led[1][7]
    SLICE_X58Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.146 r  alu_manual/io_led[1][2]_INST_0_i_4/O
                         net (fo=1, routed)           0.221     1.367    alu_manual/io_led[1][2]_INST_0_i_4_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.412 r  alu_manual/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.424     1.836    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.087 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.087    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.089ns  (logic 1.593ns (51.572%)  route 1.496ns (48.428%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[1][7]_INST_0_i_20/O
                         net (fo=33, routed)          0.753     1.008    alu_manual/io_led[1][0]_INST_0_i_2_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.053 f  alu_manual/io_led[1][6]_INST_0_i_10/O
                         net (fo=1, routed)           0.052     1.105    alu_manual/io_led[1][6]_INST_0_i_10_n_0
    SLICE_X59Y85         LUT4 (Prop_lut4_I1_O)        0.045     1.150 r  alu_manual/io_led[1][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.189     1.339    alu_manual/io_led[1][6]_INST_0_i_4_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.384 r  alu_manual/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.502     1.885    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.089 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     3.089    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.177ns  (logic 1.487ns (46.792%)  route 1.690ns (53.208%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  io_led[1][7]_INST_0_i_5/O
                         net (fo=51, routed)          0.816     1.056    alu_manual/io_led[1][7]_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.101 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.874     1.975    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.177 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.177    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.181ns  (logic 1.529ns (48.053%)  route 1.652ns (51.947%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[2][6]_INST_0_i_2/O
                         net (fo=115, routed)         0.856     1.110    alu_manual/io_led[2][6]
    SLICE_X60Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.155 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=3, routed)           0.796     1.951    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.181 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.181    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.190ns  (logic 1.530ns (47.948%)  route 1.661ns (52.052%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 f  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  io_led[1][7]_INST_0_i_4/O
                         net (fo=51, routed)          1.103     1.346    alu_manual/io_led[1][7]
    SLICE_X58Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.391 r  alu_manual/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.558     1.949    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.190 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.190    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.233ns  (logic 1.531ns (47.372%)  route 1.701ns (52.628%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  io_led[1][7]_INST_0_i_5/O
                         net (fo=51, routed)          1.138     1.378    alu_manual/io_led[1][7]_0
    SLICE_X54Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.423 r  alu_manual/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.563     1.986    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.233 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.233    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.391ns  (logic 9.103ns (17.712%)  route 42.289ns (82.288%))
  Logic Levels:           37  (LUT2=1 LUT4=3 LUT5=1 LUT6=31 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=78, routed)          5.248    10.908    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_371_0[4]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.032 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43/O
                         net (fo=2, routed)           0.651    11.682    alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_23/O
                         net (fo=3, routed)           0.661    12.467    alu_manual/alu/multiplier/p_2054_in
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.146    12.613 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_20/O
                         net (fo=6, routed)           0.996    13.609    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.328    13.937 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_81/O
                         net (fo=4, routed)           0.752    14.689    alu_manual/alu/multiplier/p_2106_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.813 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_62/O
                         net (fo=4, routed)           0.979    15.793    alu_manual/alu/multiplier/p_2102_in
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.917 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_52/O
                         net (fo=4, routed)           1.228    17.144    alu_manual/alu/multiplier/p_1903_in
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    17.268 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_95/O
                         net (fo=2, routed)           0.964    18.232    alu_manual/alu/multiplier/p_1957_in
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.356 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_82/O
                         net (fo=2, routed)           0.735    19.091    alu_manual/alu/multiplier/p_1953_in
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.124    19.215 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_90/O
                         net (fo=2, routed)           0.814    20.029    alu_manual/alu/multiplier/p_1949_in
    SLICE_X32Y86         LUT6 (Prop_lut6_I5_O)        0.124    20.153 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_139/O
                         net (fo=2, routed)           1.157    21.310    alu_manual/alu/multiplier/p_1945_in
    SLICE_X30Y83         LUT6 (Prop_lut6_I4_O)        0.124    21.434 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_124/O
                         net (fo=6, routed)           1.466    22.900    alu_manual/alu/multiplier/p_1753_in
    SLICE_X30Y87         LUT4 (Prop_lut4_I0_O)        0.124    23.024 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_121/O
                         net (fo=2, routed)           0.743    23.767    alu_manual/alu/multiplier/p_1624_in
    SLICE_X30Y88         LUT6 (Prop_lut6_I1_O)        0.124    23.891 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_110/O
                         net (fo=6, routed)           0.988    24.879    alu_manual/alu/multiplier/p_1498_in
    SLICE_X31Y90         LUT6 (Prop_lut6_I3_O)        0.124    25.003 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_76/O
                         net (fo=4, routed)           1.071    26.074    alu_manual/alu/multiplier/p_1544_in
    SLICE_X30Y89         LUT6 (Prop_lut6_I5_O)        0.124    26.198 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_153/O
                         net (fo=4, routed)           1.181    27.379    alu_manual/alu/multiplier/p_1540_in
    SLICE_X33Y88         LUT6 (Prop_lut6_I5_O)        0.124    27.503 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_384/O
                         net (fo=4, routed)           0.701    28.204    alu_manual/alu/multiplier/p_1536_in
    SLICE_X33Y88         LUT6 (Prop_lut6_I4_O)        0.124    28.328 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_353/O
                         net (fo=4, routed)           0.997    29.325    alu_manual/alu/multiplier/p_1365_in
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.124    29.449 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_331/O
                         net (fo=6, routed)           1.432    30.881    alu_manual/alu/multiplier/p_1251_in
    SLICE_X36Y94         LUT6 (Prop_lut6_I1_O)        0.124    31.005 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_320/O
                         net (fo=3, routed)           0.837    31.842    alu_manual/alu/multiplier/p_1038_in
    SLICE_X38Y93         LUT6 (Prop_lut6_I0_O)        0.124    31.966 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_86/O
                         net (fo=4, routed)           0.743    32.709    alu_manual/alu/multiplier/p_939_in
    SLICE_X39Y93         LUT6 (Prop_lut6_I0_O)        0.124    32.833 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_81/O
                         net (fo=6, routed)           1.581    34.415    alu_manual/alu/multiplier/p_845_in
    SLICE_X45Y94         LUT6 (Prop_lut6_I1_O)        0.124    34.539 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_230/O
                         net (fo=4, routed)           1.164    35.702    alu_manual/alu/multiplier/p_754_in
    SLICE_X48Y96         LUT6 (Prop_lut6_I0_O)        0.124    35.826 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_214/O
                         net (fo=6, routed)           1.202    37.028    alu_manual/alu/multiplier/p_670_in
    SLICE_X50Y95         LUT6 (Prop_lut6_I1_O)        0.124    37.152 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_192/O
                         net (fo=3, routed)           0.832    37.984    alu_manual/alu/multiplier/p_589_in
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.124    38.108 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_168/O
                         net (fo=6, routed)           1.977    40.085    alu_manual/alu/multiplier/p_515_in
    SLICE_X59Y98         LUT6 (Prop_lut6_I1_O)        0.124    40.209 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_153/O
                         net (fo=3, routed)           0.573    40.782    alu_manual/alu/multiplier/p_382_in
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.124    40.906 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_80/O
                         net (fo=3, routed)           0.838    41.745    alu_manual/alu/multiplier/p_323_in
    SLICE_X60Y96         LUT6 (Prop_lut6_I0_O)        0.124    41.869 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_66/O
                         net (fo=6, routed)           0.839    42.708    alu_manual/alu/multiplier/p_269_in
    SLICE_X60Y95         LUT4 (Prop_lut4_I0_O)        0.146    42.854 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_36/O
                         net (fo=3, routed)           0.993    43.847    alu_manual/alu/multiplier/p_220_in
    SLICE_X61Y92         LUT6 (Prop_lut6_I1_O)        0.328    44.175 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_28/O
                         net (fo=5, routed)           0.807    44.982    alu_manual/alu/multiplier/p_174_in
    SLICE_X61Y91         LUT6 (Prop_lut6_I3_O)        0.124    45.106 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_89/O
                         net (fo=2, routed)           0.846    45.951    alu_manual/alu/multiplier/p_149_in
    SLICE_X61Y91         LUT5 (Prop_lut5_I1_O)        0.152    46.104 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_69/O
                         net (fo=1, routed)           0.782    46.885    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_69_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I5_O)        0.326    47.211 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_32/O
                         net (fo=1, routed)           1.133    48.344    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_32_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I2_O)        0.124    48.468 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_12/O
                         net (fo=1, routed)           1.092    49.560    alu_manual/alu_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I2_O)        0.124    49.684 r  alu_manual/io_led[1][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.378    50.062    alu_manual/io_led[1][7]_INST_0_i_3_n_0
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124    50.186 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.908    53.095    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    56.595 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    56.595    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.972ns  (logic 9.797ns (19.605%)  route 40.175ns (80.395%))
  Logic Levels:           37  (LUT2=1 LUT4=7 LUT5=1 LUT6=27 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=78, routed)          5.248    10.908    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_371_0[4]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.032 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43/O
                         net (fo=2, routed)           0.651    11.682    alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_23/O
                         net (fo=3, routed)           0.661    12.467    alu_manual/alu/multiplier/p_2054_in
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.146    12.613 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_20/O
                         net (fo=6, routed)           0.996    13.609    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.328    13.937 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_81/O
                         net (fo=4, routed)           0.752    14.689    alu_manual/alu/multiplier/p_2106_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.813 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_62/O
                         net (fo=4, routed)           0.979    15.793    alu_manual/alu/multiplier/p_2102_in
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.917 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_52/O
                         net (fo=4, routed)           1.037    16.954    alu_manual/alu/multiplier/p_1903_in
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124    17.078 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_76/O
                         net (fo=2, routed)           1.178    18.256    alu_manual/alu/multiplier/p_1955_in
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.380 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_220/O
                         net (fo=2, routed)           0.972    19.352    alu_manual/alu/multiplier/p_1951_in
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.476 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_94/O
                         net (fo=2, routed)           0.975    20.451    alu_manual/alu/multiplier/p_1947_in
    SLICE_X31Y85         LUT6 (Prop_lut6_I5_O)        0.124    20.575 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_148/O
                         net (fo=2, routed)           1.096    21.671    alu_manual/alu/multiplier/p_1943_in
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    21.795 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_133/O
                         net (fo=3, routed)           1.034    22.829    alu_manual/alu/multiplier/p_1751_in
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    22.953 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_120/O
                         net (fo=4, routed)           0.729    23.682    alu_manual/alu/multiplier/p_1622_in
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.124    23.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_116/O
                         net (fo=3, routed)           1.149    24.955    alu_manual/alu/multiplier/p_1496_in
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.079 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_106/O
                         net (fo=4, routed)           0.822    25.901    alu_manual/alu/multiplier/p_1377_in
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.025 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_93/O
                         net (fo=6, routed)           1.431    27.456    alu_manual/alu/multiplier/p_1263_in
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    27.580 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_80/O
                         net (fo=3, routed)           0.813    28.393    alu_manual/alu/multiplier/p_1050_in
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.517 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_70/O
                         net (fo=4, routed)           1.351    29.868    alu_manual/alu/multiplier/p_951_in
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.992 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_59/O
                         net (fo=6, routed)           1.255    31.247    alu_manual/alu/multiplier/p_857_in
    SLICE_X47Y95         LUT4 (Prop_lut4_I0_O)        0.152    31.399 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_49/O
                         net (fo=4, routed)           1.226    32.625    alu_manual/alu/multiplier/p_768_in
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.326    32.951 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_37/O
                         net (fo=6, routed)           1.187    34.138    alu_manual/alu/multiplier/p_716_in
    SLICE_X55Y96         LUT6 (Prop_lut6_I4_O)        0.124    34.262 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36/O
                         net (fo=1, routed)           0.800    35.062    alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124    35.186 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_26/O
                         net (fo=3, routed)           0.964    36.149    alu_manual/alu/multiplier/p_458_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I2_O)        0.124    36.273 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           0.980    37.253    alu_manual/alu/multiplier/p_281_in
    SLICE_X56Y91         LUT4 (Prop_lut4_I0_O)        0.150    37.403 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_25/O
                         net (fo=6, routed)           0.839    38.243    alu_manual/alu/multiplier/p_301_in
    SLICE_X58Y90         LUT6 (Prop_lut6_I2_O)        0.328    38.571 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_30/O
                         net (fo=4, routed)           1.121    39.692    alu_manual/alu/multiplier/p_248_in
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    39.816 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=4, routed)           1.039    40.854    alu_manual/alu/multiplier/p_246_in
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    40.978 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_8/O
                         net (fo=2, routed)           0.987    41.965    alu_manual/alu/multiplier/p_143_in
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.150    42.115 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_18/O
                         net (fo=3, routed)           0.837    42.952    alu_manual/alu/multiplier/p_121_in
    SLICE_X58Y88         LUT4 (Prop_lut4_I3_O)        0.354    43.306 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_21/O
                         net (fo=6, routed)           0.990    44.296    alu_manual/alu/multiplier/p_119_in
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.326    44.622 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_26/O
                         net (fo=4, routed)           0.826    45.448    alu_manual/alu/multiplier/p_86_in
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124    45.572 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_11/O
                         net (fo=2, routed)           0.810    46.381    alu_manual/alu/multiplier/p_50_in
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124    46.505 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_9/O
                         net (fo=2, routed)           0.831    47.337    alu_manual/alu/multiplier/D_b_q_reg[28]
    SLICE_X60Y85         LUT4 (Prop_lut4_I0_O)        0.150    47.487 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_29/O
                         net (fo=3, routed)           0.795    48.282    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_29_n_0
    SLICE_X60Y84         LUT4 (Prop_lut4_I1_O)        0.328    48.610 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_8/O
                         net (fo=1, routed)           0.425    49.035    alu_manual/alu_n_3
    SLICE_X60Y85         LUT5 (Prop_lut5_I2_O)        0.124    49.159 r  alu_manual/io_led[1][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.304    49.463    alu_manual/io_led[1][6]_INST_0_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124    49.587 r  alu_manual/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.087    51.673    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    55.176 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    55.176    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.506ns  (logic 9.369ns (19.316%)  route 39.136ns (80.684%))
  Logic Levels:           35  (LUT2=1 LUT4=5 LUT6=28 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=78, routed)          5.248    10.908    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_371_0[4]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.032 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43/O
                         net (fo=2, routed)           0.651    11.682    alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_23/O
                         net (fo=3, routed)           0.661    12.467    alu_manual/alu/multiplier/p_2054_in
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.146    12.613 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_20/O
                         net (fo=6, routed)           0.996    13.609    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.328    13.937 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_81/O
                         net (fo=4, routed)           0.752    14.689    alu_manual/alu/multiplier/p_2106_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.813 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_62/O
                         net (fo=4, routed)           0.979    15.793    alu_manual/alu/multiplier/p_2102_in
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.917 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_52/O
                         net (fo=4, routed)           1.037    16.954    alu_manual/alu/multiplier/p_1903_in
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124    17.078 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_76/O
                         net (fo=2, routed)           1.178    18.256    alu_manual/alu/multiplier/p_1955_in
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.380 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_220/O
                         net (fo=2, routed)           0.972    19.352    alu_manual/alu/multiplier/p_1951_in
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.476 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_94/O
                         net (fo=2, routed)           0.975    20.451    alu_manual/alu/multiplier/p_1947_in
    SLICE_X31Y85         LUT6 (Prop_lut6_I5_O)        0.124    20.575 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_148/O
                         net (fo=2, routed)           1.096    21.671    alu_manual/alu/multiplier/p_1943_in
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    21.795 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_133/O
                         net (fo=3, routed)           1.034    22.829    alu_manual/alu/multiplier/p_1751_in
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    22.953 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_120/O
                         net (fo=4, routed)           0.729    23.682    alu_manual/alu/multiplier/p_1622_in
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.124    23.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_116/O
                         net (fo=3, routed)           1.149    24.955    alu_manual/alu/multiplier/p_1496_in
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.079 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_106/O
                         net (fo=4, routed)           0.822    25.901    alu_manual/alu/multiplier/p_1377_in
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.025 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_93/O
                         net (fo=6, routed)           1.431    27.456    alu_manual/alu/multiplier/p_1263_in
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    27.580 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_80/O
                         net (fo=3, routed)           0.813    28.393    alu_manual/alu/multiplier/p_1050_in
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.517 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_70/O
                         net (fo=4, routed)           1.351    29.868    alu_manual/alu/multiplier/p_951_in
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.992 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_59/O
                         net (fo=6, routed)           1.255    31.247    alu_manual/alu/multiplier/p_857_in
    SLICE_X47Y95         LUT4 (Prop_lut4_I0_O)        0.152    31.399 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_49/O
                         net (fo=4, routed)           1.226    32.625    alu_manual/alu/multiplier/p_768_in
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.326    32.951 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_37/O
                         net (fo=6, routed)           1.187    34.138    alu_manual/alu/multiplier/p_716_in
    SLICE_X55Y96         LUT6 (Prop_lut6_I4_O)        0.124    34.262 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36/O
                         net (fo=1, routed)           0.800    35.062    alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124    35.186 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_26/O
                         net (fo=3, routed)           0.964    36.149    alu_manual/alu/multiplier/p_458_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I2_O)        0.124    36.273 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           0.980    37.253    alu_manual/alu/multiplier/p_281_in
    SLICE_X56Y91         LUT4 (Prop_lut4_I0_O)        0.150    37.403 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_25/O
                         net (fo=6, routed)           0.839    38.243    alu_manual/alu/multiplier/p_301_in
    SLICE_X58Y90         LUT6 (Prop_lut6_I2_O)        0.328    38.571 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_30/O
                         net (fo=4, routed)           1.121    39.692    alu_manual/alu/multiplier/p_248_in
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    39.816 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=4, routed)           1.039    40.854    alu_manual/alu/multiplier/p_246_in
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    40.978 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_8/O
                         net (fo=2, routed)           0.987    41.965    alu_manual/alu/multiplier/p_143_in
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.150    42.115 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_18/O
                         net (fo=3, routed)           0.837    42.952    alu_manual/alu/multiplier/p_121_in
    SLICE_X58Y88         LUT4 (Prop_lut4_I3_O)        0.354    43.306 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_21/O
                         net (fo=6, routed)           0.990    44.296    alu_manual/alu/multiplier/p_119_in
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.326    44.622 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_26/O
                         net (fo=4, routed)           0.913    45.535    alu_manual/alu/multiplier/p_86_in
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.124    45.659 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_20/O
                         net (fo=2, routed)           0.825    46.483    alu_manual/alu/multiplier/p_58_in
    SLICE_X61Y88         LUT6 (Prop_lut6_I4_O)        0.124    46.607 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_8/O
                         net (fo=2, routed)           0.981    47.589    alu_manual/alu_n_5
    SLICE_X61Y85         LUT6 (Prop_lut6_I0_O)        0.124    47.713 r  alu_manual/io_led[1][5]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    48.145    alu_manual/io_led[1][5]_INST_0_i_3_n_0
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124    48.269 r  alu_manual/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           1.887    50.156    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         3.553    53.710 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000    53.710    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.145ns  (logic 9.236ns (19.591%)  route 37.909ns (80.409%))
  Logic Levels:           34  (LUT2=1 LUT4=5 LUT6=27 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=78, routed)          5.248    10.908    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_371_0[4]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.032 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43/O
                         net (fo=2, routed)           0.651    11.682    alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_23/O
                         net (fo=3, routed)           0.661    12.467    alu_manual/alu/multiplier/p_2054_in
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.146    12.613 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_20/O
                         net (fo=6, routed)           0.996    13.609    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.328    13.937 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_81/O
                         net (fo=4, routed)           0.752    14.689    alu_manual/alu/multiplier/p_2106_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.813 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_62/O
                         net (fo=4, routed)           0.979    15.793    alu_manual/alu/multiplier/p_2102_in
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.917 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_52/O
                         net (fo=4, routed)           1.037    16.954    alu_manual/alu/multiplier/p_1903_in
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124    17.078 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_76/O
                         net (fo=2, routed)           1.178    18.256    alu_manual/alu/multiplier/p_1955_in
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.380 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_220/O
                         net (fo=2, routed)           0.972    19.352    alu_manual/alu/multiplier/p_1951_in
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.476 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_94/O
                         net (fo=2, routed)           0.975    20.451    alu_manual/alu/multiplier/p_1947_in
    SLICE_X31Y85         LUT6 (Prop_lut6_I5_O)        0.124    20.575 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_148/O
                         net (fo=2, routed)           1.096    21.671    alu_manual/alu/multiplier/p_1943_in
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    21.795 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_133/O
                         net (fo=3, routed)           1.034    22.829    alu_manual/alu/multiplier/p_1751_in
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    22.953 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_120/O
                         net (fo=4, routed)           0.729    23.682    alu_manual/alu/multiplier/p_1622_in
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.124    23.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_116/O
                         net (fo=3, routed)           1.149    24.955    alu_manual/alu/multiplier/p_1496_in
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.079 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_106/O
                         net (fo=4, routed)           0.822    25.901    alu_manual/alu/multiplier/p_1377_in
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.025 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_93/O
                         net (fo=6, routed)           1.431    27.456    alu_manual/alu/multiplier/p_1263_in
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    27.580 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_80/O
                         net (fo=3, routed)           0.813    28.393    alu_manual/alu/multiplier/p_1050_in
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.517 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_70/O
                         net (fo=4, routed)           1.351    29.868    alu_manual/alu/multiplier/p_951_in
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.992 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_59/O
                         net (fo=6, routed)           1.255    31.247    alu_manual/alu/multiplier/p_857_in
    SLICE_X47Y95         LUT4 (Prop_lut4_I0_O)        0.152    31.399 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_49/O
                         net (fo=4, routed)           1.226    32.625    alu_manual/alu/multiplier/p_768_in
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.326    32.951 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_37/O
                         net (fo=6, routed)           1.187    34.138    alu_manual/alu/multiplier/p_716_in
    SLICE_X55Y96         LUT6 (Prop_lut6_I4_O)        0.124    34.262 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36/O
                         net (fo=1, routed)           0.800    35.062    alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124    35.186 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_26/O
                         net (fo=3, routed)           0.964    36.149    alu_manual/alu/multiplier/p_458_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I2_O)        0.124    36.273 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           0.980    37.253    alu_manual/alu/multiplier/p_281_in
    SLICE_X56Y91         LUT4 (Prop_lut4_I0_O)        0.150    37.403 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_25/O
                         net (fo=6, routed)           0.839    38.243    alu_manual/alu/multiplier/p_301_in
    SLICE_X58Y90         LUT6 (Prop_lut6_I2_O)        0.328    38.571 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_30/O
                         net (fo=4, routed)           1.121    39.692    alu_manual/alu/multiplier/p_248_in
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    39.816 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=4, routed)           1.039    40.854    alu_manual/alu/multiplier/p_246_in
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    40.978 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_8/O
                         net (fo=2, routed)           0.987    41.965    alu_manual/alu/multiplier/p_143_in
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.150    42.115 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_18/O
                         net (fo=3, routed)           0.837    42.952    alu_manual/alu/multiplier/p_121_in
    SLICE_X58Y88         LUT4 (Prop_lut4_I3_O)        0.354    43.306 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_21/O
                         net (fo=6, routed)           0.990    44.296    alu_manual/alu/multiplier/p_119_in
    SLICE_X60Y87         LUT6 (Prop_lut6_I2_O)        0.326    44.622 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_26/O
                         net (fo=4, routed)           0.826    45.448    alu_manual/alu/multiplier/p_86_in
    SLICE_X62Y87         LUT6 (Prop_lut6_I4_O)        0.124    45.572 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_11/O
                         net (fo=2, routed)           0.655    46.227    alu_manual/multiplier/p_50_in
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.124    46.351 r  alu_manual/io_led[1][4]_INST_0_i_3/O
                         net (fo=1, routed)           0.433    46.783    alu_manual/io_led[1][4]_INST_0_i_3_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124    46.907 r  alu_manual/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.898    48.805    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.544    52.349 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    52.349    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.738ns  (logic 8.897ns (19.451%)  route 36.841ns (80.549%))
  Logic Levels:           33  (LUT2=1 LUT4=4 LUT5=1 LUT6=26 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=78, routed)          5.248    10.908    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_371_0[4]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.032 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43/O
                         net (fo=2, routed)           0.651    11.682    alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_23/O
                         net (fo=3, routed)           0.661    12.467    alu_manual/alu/multiplier/p_2054_in
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.146    12.613 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_20/O
                         net (fo=6, routed)           0.996    13.609    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.328    13.937 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_81/O
                         net (fo=4, routed)           0.752    14.689    alu_manual/alu/multiplier/p_2106_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.813 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_62/O
                         net (fo=4, routed)           0.979    15.793    alu_manual/alu/multiplier/p_2102_in
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.917 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_52/O
                         net (fo=4, routed)           1.037    16.954    alu_manual/alu/multiplier/p_1903_in
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124    17.078 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_76/O
                         net (fo=2, routed)           1.178    18.256    alu_manual/alu/multiplier/p_1955_in
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.380 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_220/O
                         net (fo=2, routed)           0.972    19.352    alu_manual/alu/multiplier/p_1951_in
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.476 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_94/O
                         net (fo=2, routed)           0.975    20.451    alu_manual/alu/multiplier/p_1947_in
    SLICE_X31Y85         LUT6 (Prop_lut6_I5_O)        0.124    20.575 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_148/O
                         net (fo=2, routed)           1.096    21.671    alu_manual/alu/multiplier/p_1943_in
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    21.795 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_133/O
                         net (fo=3, routed)           1.034    22.829    alu_manual/alu/multiplier/p_1751_in
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    22.953 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_120/O
                         net (fo=4, routed)           0.729    23.682    alu_manual/alu/multiplier/p_1622_in
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.124    23.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_116/O
                         net (fo=3, routed)           1.149    24.955    alu_manual/alu/multiplier/p_1496_in
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.079 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_106/O
                         net (fo=4, routed)           0.822    25.901    alu_manual/alu/multiplier/p_1377_in
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.025 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_93/O
                         net (fo=6, routed)           1.431    27.456    alu_manual/alu/multiplier/p_1263_in
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    27.580 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_80/O
                         net (fo=3, routed)           0.813    28.393    alu_manual/alu/multiplier/p_1050_in
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.517 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_70/O
                         net (fo=4, routed)           1.351    29.868    alu_manual/alu/multiplier/p_951_in
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.992 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_59/O
                         net (fo=6, routed)           1.255    31.247    alu_manual/alu/multiplier/p_857_in
    SLICE_X47Y95         LUT4 (Prop_lut4_I0_O)        0.152    31.399 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_49/O
                         net (fo=4, routed)           1.226    32.625    alu_manual/alu/multiplier/p_768_in
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.326    32.951 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_37/O
                         net (fo=6, routed)           1.187    34.138    alu_manual/alu/multiplier/p_716_in
    SLICE_X55Y96         LUT6 (Prop_lut6_I4_O)        0.124    34.262 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36/O
                         net (fo=1, routed)           0.800    35.062    alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124    35.186 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_26/O
                         net (fo=3, routed)           0.964    36.149    alu_manual/alu/multiplier/p_458_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I2_O)        0.124    36.273 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           0.980    37.253    alu_manual/alu/multiplier/p_281_in
    SLICE_X56Y91         LUT4 (Prop_lut4_I0_O)        0.150    37.403 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_25/O
                         net (fo=6, routed)           0.839    38.243    alu_manual/alu/multiplier/p_301_in
    SLICE_X58Y90         LUT6 (Prop_lut6_I2_O)        0.328    38.571 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_30/O
                         net (fo=4, routed)           1.121    39.692    alu_manual/alu/multiplier/p_248_in
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    39.816 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=4, routed)           1.039    40.854    alu_manual/alu/multiplier/p_246_in
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    40.978 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_8/O
                         net (fo=2, routed)           0.987    41.965    alu_manual/alu/multiplier/p_143_in
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.150    42.115 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_18/O
                         net (fo=3, routed)           0.830    42.945    alu_manual/alu/multiplier/p_121_in
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.326    43.271 r  alu_manual/alu/multiplier/i_/io_led[1][4]_INST_0_i_19/O
                         net (fo=4, routed)           0.806    44.077    alu_manual/alu/multiplier/p_88_in
    SLICE_X60Y88         LUT6 (Prop_lut6_I4_O)        0.124    44.201 r  alu_manual/alu/multiplier/i_/io_led[1][3]_INST_0_i_8/O
                         net (fo=1, routed)           0.287    44.488    alu_manual/multiplier/p_52_in
    SLICE_X59Y88         LUT5 (Prop_lut5_I2_O)        0.124    44.612 r  alu_manual/io_led[1][3]_INST_0_i_3/O
                         net (fo=1, routed)           0.959    45.571    alu_manual/io_led[1][3]_INST_0_i_3_n_0
    SLICE_X60Y85         LUT6 (Prop_lut6_I1_O)        0.124    45.695 r  alu_manual/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.688    47.383    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         3.559    50.942 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000    50.942    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.852ns  (logic 8.764ns (19.539%)  route 36.088ns (80.461%))
  Logic Levels:           32  (LUT2=1 LUT4=5 LUT5=1 LUT6=24 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=78, routed)          5.248    10.908    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_371_0[4]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.032 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43/O
                         net (fo=2, routed)           0.651    11.682    alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_23/O
                         net (fo=3, routed)           0.661    12.467    alu_manual/alu/multiplier/p_2054_in
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.146    12.613 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_20/O
                         net (fo=6, routed)           0.996    13.609    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.328    13.937 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_81/O
                         net (fo=4, routed)           0.752    14.689    alu_manual/alu/multiplier/p_2106_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.813 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_62/O
                         net (fo=4, routed)           0.979    15.793    alu_manual/alu/multiplier/p_2102_in
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.917 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_52/O
                         net (fo=4, routed)           1.037    16.954    alu_manual/alu/multiplier/p_1903_in
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124    17.078 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_76/O
                         net (fo=2, routed)           1.178    18.256    alu_manual/alu/multiplier/p_1955_in
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.380 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_220/O
                         net (fo=2, routed)           0.972    19.352    alu_manual/alu/multiplier/p_1951_in
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.476 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_94/O
                         net (fo=2, routed)           0.975    20.451    alu_manual/alu/multiplier/p_1947_in
    SLICE_X31Y85         LUT6 (Prop_lut6_I5_O)        0.124    20.575 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_148/O
                         net (fo=2, routed)           1.096    21.671    alu_manual/alu/multiplier/p_1943_in
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    21.795 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_133/O
                         net (fo=3, routed)           1.034    22.829    alu_manual/alu/multiplier/p_1751_in
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    22.953 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_120/O
                         net (fo=4, routed)           0.729    23.682    alu_manual/alu/multiplier/p_1622_in
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.124    23.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_116/O
                         net (fo=3, routed)           1.149    24.955    alu_manual/alu/multiplier/p_1496_in
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.079 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_106/O
                         net (fo=4, routed)           0.822    25.901    alu_manual/alu/multiplier/p_1377_in
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.025 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_93/O
                         net (fo=6, routed)           1.431    27.456    alu_manual/alu/multiplier/p_1263_in
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    27.580 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_80/O
                         net (fo=3, routed)           0.813    28.393    alu_manual/alu/multiplier/p_1050_in
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.517 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_70/O
                         net (fo=4, routed)           1.351    29.868    alu_manual/alu/multiplier/p_951_in
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.992 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_59/O
                         net (fo=6, routed)           1.255    31.247    alu_manual/alu/multiplier/p_857_in
    SLICE_X47Y95         LUT4 (Prop_lut4_I0_O)        0.152    31.399 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_49/O
                         net (fo=4, routed)           1.226    32.625    alu_manual/alu/multiplier/p_768_in
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.326    32.951 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_37/O
                         net (fo=6, routed)           1.187    34.138    alu_manual/alu/multiplier/p_716_in
    SLICE_X55Y96         LUT6 (Prop_lut6_I4_O)        0.124    34.262 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36/O
                         net (fo=1, routed)           0.800    35.062    alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124    35.186 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_26/O
                         net (fo=3, routed)           0.964    36.149    alu_manual/alu/multiplier/p_458_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I2_O)        0.124    36.273 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           0.980    37.253    alu_manual/alu/multiplier/p_281_in
    SLICE_X56Y91         LUT4 (Prop_lut4_I0_O)        0.150    37.403 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_25/O
                         net (fo=6, routed)           0.839    38.243    alu_manual/alu/multiplier/p_301_in
    SLICE_X58Y90         LUT6 (Prop_lut6_I2_O)        0.328    38.571 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_30/O
                         net (fo=4, routed)           1.121    39.692    alu_manual/alu/multiplier/p_248_in
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    39.816 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=4, routed)           1.039    40.854    alu_manual/alu/multiplier/p_246_in
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    40.978 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_8/O
                         net (fo=2, routed)           0.987    41.965    alu_manual/alu/multiplier/p_143_in
    SLICE_X58Y89         LUT4 (Prop_lut4_I1_O)        0.150    42.115 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_18/O
                         net (fo=3, routed)           0.837    42.952    alu_manual/alu/multiplier/p_121_in
    SLICE_X58Y88         LUT4 (Prop_lut4_I1_O)        0.326    43.278 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_8/O
                         net (fo=1, routed)           0.670    43.949    alu_manual/multiplier/p_78_in
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.124    44.073 r  alu_manual/io_led[1][2]_INST_0_i_3/O
                         net (fo=1, routed)           0.421    44.493    alu_manual/io_led[1][2]_INST_0_i_3_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124    44.617 r  alu_manual/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.889    46.506    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    50.056 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    50.056    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.493ns  (logic 8.287ns (19.054%)  route 35.206ns (80.946%))
  Logic Levels:           30  (LUT2=1 LUT4=3 LUT6=25 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=78, routed)          5.248    10.908    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_371_0[4]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.032 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43/O
                         net (fo=2, routed)           0.651    11.682    alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_23/O
                         net (fo=3, routed)           0.661    12.467    alu_manual/alu/multiplier/p_2054_in
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.146    12.613 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_20/O
                         net (fo=6, routed)           0.996    13.609    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.328    13.937 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_81/O
                         net (fo=4, routed)           0.752    14.689    alu_manual/alu/multiplier/p_2106_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.813 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_62/O
                         net (fo=4, routed)           0.979    15.793    alu_manual/alu/multiplier/p_2102_in
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.917 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_52/O
                         net (fo=4, routed)           1.037    16.954    alu_manual/alu/multiplier/p_1903_in
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124    17.078 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_76/O
                         net (fo=2, routed)           1.178    18.256    alu_manual/alu/multiplier/p_1955_in
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.380 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_220/O
                         net (fo=2, routed)           0.972    19.352    alu_manual/alu/multiplier/p_1951_in
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.476 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_94/O
                         net (fo=2, routed)           0.975    20.451    alu_manual/alu/multiplier/p_1947_in
    SLICE_X31Y85         LUT6 (Prop_lut6_I5_O)        0.124    20.575 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_148/O
                         net (fo=2, routed)           1.096    21.671    alu_manual/alu/multiplier/p_1943_in
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    21.795 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_133/O
                         net (fo=3, routed)           1.034    22.829    alu_manual/alu/multiplier/p_1751_in
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    22.953 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_120/O
                         net (fo=4, routed)           0.729    23.682    alu_manual/alu/multiplier/p_1622_in
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.124    23.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_116/O
                         net (fo=3, routed)           1.149    24.955    alu_manual/alu/multiplier/p_1496_in
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.079 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_106/O
                         net (fo=4, routed)           0.822    25.901    alu_manual/alu/multiplier/p_1377_in
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.025 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_93/O
                         net (fo=6, routed)           1.431    27.456    alu_manual/alu/multiplier/p_1263_in
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    27.580 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_80/O
                         net (fo=3, routed)           0.813    28.393    alu_manual/alu/multiplier/p_1050_in
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.517 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_70/O
                         net (fo=4, routed)           1.351    29.868    alu_manual/alu/multiplier/p_951_in
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.992 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_59/O
                         net (fo=6, routed)           1.255    31.247    alu_manual/alu/multiplier/p_857_in
    SLICE_X47Y95         LUT4 (Prop_lut4_I0_O)        0.152    31.399 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_49/O
                         net (fo=4, routed)           1.226    32.625    alu_manual/alu/multiplier/p_768_in
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.326    32.951 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_37/O
                         net (fo=6, routed)           1.187    34.138    alu_manual/alu/multiplier/p_716_in
    SLICE_X55Y96         LUT6 (Prop_lut6_I4_O)        0.124    34.262 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36/O
                         net (fo=1, routed)           0.800    35.062    alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124    35.186 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_26/O
                         net (fo=3, routed)           0.964    36.149    alu_manual/alu/multiplier/p_458_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I2_O)        0.124    36.273 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           0.980    37.253    alu_manual/alu/multiplier/p_281_in
    SLICE_X56Y91         LUT4 (Prop_lut4_I0_O)        0.150    37.403 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_25/O
                         net (fo=6, routed)           0.839    38.243    alu_manual/alu/multiplier/p_301_in
    SLICE_X58Y90         LUT6 (Prop_lut6_I2_O)        0.328    38.571 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_30/O
                         net (fo=4, routed)           1.121    39.692    alu_manual/alu/multiplier/p_248_in
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    39.816 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_19/O
                         net (fo=4, routed)           1.039    40.854    alu_manual/alu/multiplier/p_246_in
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    40.978 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_8/O
                         net (fo=2, routed)           0.955    41.933    alu_manual/multiplier/p_143_in
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124    42.057 r  alu_manual/io_led[1][1]_INST_0_i_3/O
                         net (fo=1, routed)           0.640    42.697    alu_manual/io_led[1][1]_INST_0_i_3_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.124    42.821 r  alu_manual/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.327    45.148    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         3.549    48.697 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000    48.697    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.983ns  (logic 7.931ns (18.892%)  route 34.052ns (81.108%))
  Logic Levels:           29  (LUT2=1 LUT4=2 LUT6=25 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=78, routed)          5.248    10.908    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_371_0[4]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.032 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43/O
                         net (fo=2, routed)           0.651    11.682    alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_23/O
                         net (fo=3, routed)           0.661    12.467    alu_manual/alu/multiplier/p_2054_in
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.146    12.613 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_20/O
                         net (fo=6, routed)           0.996    13.609    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.328    13.937 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_81/O
                         net (fo=4, routed)           0.752    14.689    alu_manual/alu/multiplier/p_2106_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.813 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_62/O
                         net (fo=4, routed)           0.979    15.793    alu_manual/alu/multiplier/p_2102_in
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.917 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_52/O
                         net (fo=4, routed)           1.037    16.954    alu_manual/alu/multiplier/p_1903_in
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124    17.078 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_76/O
                         net (fo=2, routed)           1.178    18.256    alu_manual/alu/multiplier/p_1955_in
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.380 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_220/O
                         net (fo=2, routed)           0.972    19.352    alu_manual/alu/multiplier/p_1951_in
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.476 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_94/O
                         net (fo=2, routed)           0.975    20.451    alu_manual/alu/multiplier/p_1947_in
    SLICE_X31Y85         LUT6 (Prop_lut6_I5_O)        0.124    20.575 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_148/O
                         net (fo=2, routed)           1.096    21.671    alu_manual/alu/multiplier/p_1943_in
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    21.795 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_133/O
                         net (fo=3, routed)           1.034    22.829    alu_manual/alu/multiplier/p_1751_in
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    22.953 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_120/O
                         net (fo=4, routed)           0.729    23.682    alu_manual/alu/multiplier/p_1622_in
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.124    23.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_116/O
                         net (fo=3, routed)           1.149    24.955    alu_manual/alu/multiplier/p_1496_in
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.079 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_106/O
                         net (fo=4, routed)           0.822    25.901    alu_manual/alu/multiplier/p_1377_in
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.025 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_93/O
                         net (fo=6, routed)           1.431    27.456    alu_manual/alu/multiplier/p_1263_in
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    27.580 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_80/O
                         net (fo=3, routed)           0.813    28.393    alu_manual/alu/multiplier/p_1050_in
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.517 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_70/O
                         net (fo=4, routed)           1.351    29.868    alu_manual/alu/multiplier/p_951_in
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.992 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_59/O
                         net (fo=6, routed)           1.255    31.247    alu_manual/alu/multiplier/p_857_in
    SLICE_X47Y95         LUT4 (Prop_lut4_I0_O)        0.152    31.399 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_49/O
                         net (fo=4, routed)           1.226    32.625    alu_manual/alu/multiplier/p_768_in
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.326    32.951 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_37/O
                         net (fo=6, routed)           1.187    34.138    alu_manual/alu/multiplier/p_716_in
    SLICE_X55Y96         LUT6 (Prop_lut6_I4_O)        0.124    34.262 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36/O
                         net (fo=1, routed)           0.800    35.062    alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124    35.186 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_26/O
                         net (fo=3, routed)           0.978    36.163    alu_manual/alu/multiplier/p_458_in
    SLICE_X56Y94         LUT6 (Prop_lut6_I3_O)        0.124    36.287 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_46/O
                         net (fo=3, routed)           0.924    37.211    alu_manual/alu/multiplier/p_418_in
    SLICE_X58Y94         LUT6 (Prop_lut6_I1_O)        0.124    37.335 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_53/O
                         net (fo=2, routed)           0.668    38.003    alu_manual/alu/multiplier/p_355_in
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.124    38.127 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_29/O
                         net (fo=8, routed)           1.298    39.425    alu_manual/alu/multiplier/p_277_in
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.124    39.549 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_11/O
                         net (fo=2, routed)           0.809    40.358    alu_manual/multiplier/p_184_in
    SLICE_X59Y90         LUT6 (Prop_lut6_I3_O)        0.124    40.482 r  alu_manual/io_led[1][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.586    41.068    alu_manual/io_led[1][0]_INST_0_i_3_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    41.192 r  alu_manual/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.447    43.640    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.547    47.187 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000    47.187    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.012ns  (logic 7.802ns (19.498%)  route 32.210ns (80.502%))
  Logic Levels:           28  (LUT2=1 LUT4=2 LUT5=1 LUT6=23 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=78, routed)          5.248    10.908    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_371_0[4]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.032 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43/O
                         net (fo=2, routed)           0.651    11.682    alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_23/O
                         net (fo=3, routed)           0.661    12.467    alu_manual/alu/multiplier/p_2054_in
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.146    12.613 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_20/O
                         net (fo=6, routed)           0.996    13.609    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.328    13.937 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_81/O
                         net (fo=4, routed)           0.752    14.689    alu_manual/alu/multiplier/p_2106_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.813 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_62/O
                         net (fo=4, routed)           0.979    15.793    alu_manual/alu/multiplier/p_2102_in
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.917 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_52/O
                         net (fo=4, routed)           1.037    16.954    alu_manual/alu/multiplier/p_1903_in
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124    17.078 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_76/O
                         net (fo=2, routed)           1.178    18.256    alu_manual/alu/multiplier/p_1955_in
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.380 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_220/O
                         net (fo=2, routed)           0.972    19.352    alu_manual/alu/multiplier/p_1951_in
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.476 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_94/O
                         net (fo=2, routed)           0.975    20.451    alu_manual/alu/multiplier/p_1947_in
    SLICE_X31Y85         LUT6 (Prop_lut6_I5_O)        0.124    20.575 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_148/O
                         net (fo=2, routed)           1.096    21.671    alu_manual/alu/multiplier/p_1943_in
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    21.795 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_133/O
                         net (fo=3, routed)           1.034    22.829    alu_manual/alu/multiplier/p_1751_in
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    22.953 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_120/O
                         net (fo=4, routed)           0.729    23.682    alu_manual/alu/multiplier/p_1622_in
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.124    23.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_116/O
                         net (fo=3, routed)           1.149    24.955    alu_manual/alu/multiplier/p_1496_in
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.079 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_106/O
                         net (fo=4, routed)           0.822    25.901    alu_manual/alu/multiplier/p_1377_in
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.025 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_93/O
                         net (fo=6, routed)           1.431    27.456    alu_manual/alu/multiplier/p_1263_in
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    27.580 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_80/O
                         net (fo=3, routed)           0.813    28.393    alu_manual/alu/multiplier/p_1050_in
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.517 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_70/O
                         net (fo=4, routed)           1.351    29.868    alu_manual/alu/multiplier/p_951_in
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.992 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_59/O
                         net (fo=6, routed)           1.255    31.247    alu_manual/alu/multiplier/p_857_in
    SLICE_X47Y95         LUT4 (Prop_lut4_I0_O)        0.152    31.399 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_49/O
                         net (fo=4, routed)           1.226    32.625    alu_manual/alu/multiplier/p_768_in
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.326    32.951 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_37/O
                         net (fo=6, routed)           1.187    34.138    alu_manual/alu/multiplier/p_716_in
    SLICE_X55Y96         LUT6 (Prop_lut6_I4_O)        0.124    34.262 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36/O
                         net (fo=1, routed)           0.800    35.062    alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124    35.186 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_26/O
                         net (fo=3, routed)           0.964    36.149    alu_manual/alu/multiplier/p_458_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I2_O)        0.124    36.273 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           0.970    37.243    alu_manual/alu/multiplier/p_281_in
    SLICE_X56Y91         LUT6 (Prop_lut6_I3_O)        0.124    37.367 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_23/O
                         net (fo=4, routed)           1.050    38.418    alu_manual/alu/multiplier/p_250_in
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.542 r  alu_manual/alu/multiplier/i_/io_led[0][7]_INST_0_i_8/O
                         net (fo=1, routed)           0.302    38.844    alu_manual/multiplier/p_186_in
    SLICE_X58Y88         LUT5 (Prop_lut5_I2_O)        0.124    38.968 r  alu_manual/io_led[0][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.296    39.264    alu_manual/io_led[0][7]_INST_0_i_3_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I1_O)        0.124    39.388 r  alu_manual/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.286    41.674    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    45.216 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000    45.216    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.705ns  (logic 7.677ns (19.335%)  route 32.028ns (80.665%))
  Logic Levels:           27  (LUT2=1 LUT4=3 LUT5=1 LUT6=21 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.204    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_a_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  alu_manual/D_a_q_reg[4]/Q
                         net (fo=78, routed)          5.248    10.908    alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_371_0[4]
    SLICE_X46Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.032 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43/O
                         net (fo=2, routed)           0.651    11.682    alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_43_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_23/O
                         net (fo=3, routed)           0.661    12.467    alu_manual/alu/multiplier/p_2054_in
    SLICE_X46Y87         LUT4 (Prop_lut4_I0_O)        0.146    12.613 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_20/O
                         net (fo=6, routed)           0.996    13.609    alu_manual/alu/multiplier/p_2110_in
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.328    13.937 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_81/O
                         net (fo=4, routed)           0.752    14.689    alu_manual/alu/multiplier/p_2106_in
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    14.813 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_62/O
                         net (fo=4, routed)           0.979    15.793    alu_manual/alu/multiplier/p_2102_in
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.917 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_52/O
                         net (fo=4, routed)           1.037    16.954    alu_manual/alu/multiplier/p_1903_in
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124    17.078 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_76/O
                         net (fo=2, routed)           1.178    18.256    alu_manual/alu/multiplier/p_1955_in
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.380 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_220/O
                         net (fo=2, routed)           0.972    19.352    alu_manual/alu/multiplier/p_1951_in
    SLICE_X30Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.476 r  alu_manual/alu/multiplier/i_/io_led[0][1]_INST_0_i_94/O
                         net (fo=2, routed)           0.975    20.451    alu_manual/alu/multiplier/p_1947_in
    SLICE_X31Y85         LUT6 (Prop_lut6_I5_O)        0.124    20.575 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_148/O
                         net (fo=2, routed)           1.096    21.671    alu_manual/alu/multiplier/p_1943_in
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    21.795 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_133/O
                         net (fo=3, routed)           1.034    22.829    alu_manual/alu/multiplier/p_1751_in
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    22.953 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_120/O
                         net (fo=4, routed)           0.729    23.682    alu_manual/alu/multiplier/p_1622_in
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.124    23.806 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_116/O
                         net (fo=3, routed)           1.149    24.955    alu_manual/alu/multiplier/p_1496_in
    SLICE_X30Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.079 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_106/O
                         net (fo=4, routed)           0.822    25.901    alu_manual/alu/multiplier/p_1377_in
    SLICE_X30Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.025 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_93/O
                         net (fo=6, routed)           1.431    27.456    alu_manual/alu/multiplier/p_1263_in
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    27.580 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_80/O
                         net (fo=3, routed)           0.813    28.393    alu_manual/alu/multiplier/p_1050_in
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.517 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_70/O
                         net (fo=4, routed)           1.351    29.868    alu_manual/alu/multiplier/p_951_in
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.992 r  alu_manual/alu/multiplier/i_/io_led[0][4]_INST_0_i_59/O
                         net (fo=6, routed)           1.255    31.247    alu_manual/alu/multiplier/p_857_in
    SLICE_X47Y95         LUT4 (Prop_lut4_I0_O)        0.152    31.399 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_49/O
                         net (fo=4, routed)           1.226    32.625    alu_manual/alu/multiplier/p_768_in
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.326    32.951 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_37/O
                         net (fo=6, routed)           1.187    34.138    alu_manual/alu/multiplier/p_716_in
    SLICE_X55Y96         LUT6 (Prop_lut6_I4_O)        0.124    34.262 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36/O
                         net (fo=1, routed)           0.800    35.062    alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_36_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.124    35.186 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_26/O
                         net (fo=3, routed)           0.964    36.149    alu_manual/alu/multiplier/p_458_in
    SLICE_X56Y93         LUT6 (Prop_lut6_I2_O)        0.124    36.273 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           0.980    37.253    alu_manual/alu/multiplier/p_281_in
    SLICE_X56Y91         LUT4 (Prop_lut4_I0_O)        0.124    37.377 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_8/O
                         net (fo=1, routed)           0.806    38.183    alu_manual/multiplier/p_232_in
    SLICE_X56Y89         LUT5 (Prop_lut5_I2_O)        0.124    38.307 r  alu_manual/io_led[0][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.797    39.104    alu_manual/io_led[0][6]_INST_0_i_3_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I1_O)        0.124    39.228 r  alu_manual/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.140    41.368    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    44.909 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000    44.909    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/FSM_onehot_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.431ns (70.626%)  route 0.595ns (29.374%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/FSM_onehot_D_states_q_reg[1]/Q
                         net (fo=18, routed)          0.167     1.840    alu_manual/FSM_onehot_D_states_q_reg_n_0_[1]
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.885 r  alu_manual/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.429     2.314    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.559 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.559    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_onehot_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.445ns (67.532%)  route 0.695ns (32.468%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/FSM_onehot_D_states_q_reg[1]/Q
                         net (fo=18, routed)          0.355     2.029    alu_manual/FSM_onehot_D_states_q_reg_n_0_[1]
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.074 r  alu_manual/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.340     2.414    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.673 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.673    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_onehot_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.436ns (66.333%)  route 0.729ns (33.667%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/FSM_onehot_D_states_q_reg[1]/Q
                         net (fo=18, routed)          0.305     1.979    alu_manual/FSM_onehot_D_states_q_reg_n_0_[1]
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.024 r  alu_manual/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.424     2.448    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.698 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.698    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_onehot_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.440ns (65.198%)  route 0.769ns (34.802%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/FSM_onehot_D_states_q_reg[1]/Q
                         net (fo=18, routed)          0.353     2.026    alu_manual/FSM_onehot_D_states_q_reg_n_0_[1]
    SLICE_X61Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.071 r  alu_manual/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.416     2.487    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.741 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.741    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_onehot_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.390ns (62.066%)  route 0.850ns (37.934%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/FSM_onehot_D_states_q_reg[1]/Q
                         net (fo=18, routed)          0.348     2.022    alu_manual/FSM_onehot_D_states_q_reg_n_0_[1]
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.067 r  alu_manual/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.502     2.568    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.772 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     3.772    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_onehot_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.428ns (61.388%)  route 0.898ns (38.612%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/FSM_onehot_D_states_q_reg[1]/Q
                         net (fo=18, routed)          0.340     2.014    alu_manual/FSM_onehot_D_states_q_reg_n_0_[1]
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.045     2.059 r  alu_manual/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.558     2.617    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.859 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.859    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_onehot_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.428ns (60.461%)  route 0.934ns (39.539%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/FSM_onehot_D_states_q_reg[1]/Q
                         net (fo=18, routed)          0.344     2.017    alu_manual/FSM_onehot_D_states_q_reg_n_0_[1]
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.045     2.062 r  alu_manual/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.590     2.653    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.895 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.895    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.500ns (61.411%)  route 0.943ns (38.589%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.562     1.506    alu_manual/CLK
    SLICE_X54Y88         FDRE                                         r  alu_manual/D_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  alu_manual/D_b_q_reg[0]/Q
                         net (fo=111, routed)         0.255     1.925    alu_manual/D_b_q[0]
    SLICE_X56Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.970 r  alu_manual/io_led[0][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.052     2.022    alu_manual/io_led[0][0]_INST_0_i_4_n_0
    SLICE_X56Y88         LUT5 (Prop_lut5_I2_O)        0.045     2.067 r  alu_manual/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.636     2.703    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.949 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     3.949    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.438ns (59.412%)  route 0.983ns (40.588%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.587     1.531    alu_manual/CLK
    SLICE_X60Y83         FDRE                                         r  alu_manual/D_b_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  alu_manual/D_b_q_reg[31]/Q
                         net (fo=5, routed)           0.186     1.881    alu_manual/D_b_q[31]
    SLICE_X60Y83         LUT4 (Prop_lut4_I2_O)        0.045     1.926 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=3, routed)           0.796     2.722    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.952 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.952    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/FSM_onehot_D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.436ns (58.680%)  route 1.011ns (41.320%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.533    alu_manual/CLK
    SLICE_X62Y86         FDRE                                         r  alu_manual/FSM_onehot_D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/FSM_onehot_D_states_q_reg[1]/Q
                         net (fo=18, routed)          0.384     2.058    alu_manual/FSM_onehot_D_states_q_reg_n_0_[1]
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.045     2.103 r  alu_manual/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.627     2.730    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.980 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.980    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.398ns  (logic 1.634ns (22.086%)  route 5.764ns (77.914%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.989     6.499    reset_cond/rst_n_IBUF
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.623 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.775     7.398    reset_cond/M_reset_cond_in
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502     4.906    reset_cond/CLK
    SLICE_X59Y84         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.255ns  (logic 1.634ns (22.522%)  route 5.621ns (77.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.989     6.499    reset_cond/rst_n_IBUF
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.623 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.632     7.255    reset_cond/M_reset_cond_in
    SLICE_X59Y82         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.500     4.904    reset_cond/CLK
    SLICE_X59Y82         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.255ns  (logic 1.634ns (22.522%)  route 5.621ns (77.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.989     6.499    reset_cond/rst_n_IBUF
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.623 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.632     7.255    reset_cond/M_reset_cond_in
    SLICE_X59Y82         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.500     4.904    reset_cond/CLK
    SLICE_X59Y82         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.255ns  (logic 1.634ns (22.522%)  route 5.621ns (77.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.989     6.499    reset_cond/rst_n_IBUF
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.623 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.632     7.255    reset_cond/M_reset_cond_in
    SLICE_X59Y82         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.500     4.904    reset_cond/CLK
    SLICE_X59Y82         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.974ns  (logic 1.536ns (22.025%)  route 5.438ns (77.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_q_reg[30]_i_1/O
                         net (fo=4, routed)           5.438     6.974    alu_manual/D_b_q_reg[15]_0[14]
    SLICE_X58Y84         FDRE                                         r  alu_manual/D_b_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502     4.906    alu_manual/CLK
    SLICE_X58Y84         FDRE                                         r  alu_manual/D_b_q_reg[30]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.972ns  (logic 1.534ns (22.007%)  route 5.438ns (77.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_q_reg[31]_i_2/O
                         net (fo=4, routed)           5.438     6.972    alu_manual/D_b_q_reg[15]_0[15]
    SLICE_X60Y83         FDRE                                         r  alu_manual/D_b_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.501     4.905    alu_manual/CLK
    SLICE_X60Y83         FDRE                                         r  alu_manual/D_b_q_reg[31]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.596ns  (logic 1.536ns (23.286%)  route 5.060ns (76.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_q_reg[30]_i_1/O
                         net (fo=4, routed)           5.060     6.596    alu_manual/D_b_q_reg[15]_0[14]
    SLICE_X56Y85         FDRE                                         r  alu_manual/D_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.438     4.842    alu_manual/CLK
    SLICE_X56Y85         FDRE                                         r  alu_manual/D_a_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.524ns  (logic 1.534ns (23.517%)  route 4.990ns (76.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_q_reg[31]_i_2/O
                         net (fo=4, routed)           4.990     6.524    alu_manual/D_b_q_reg[15]_0[15]
    SLICE_X57Y85         FDRE                                         r  alu_manual/D_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.438     4.842    alu_manual/CLK
    SLICE_X57Y85         FDRE                                         r  alu_manual/D_a_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.281ns  (logic 1.536ns (24.455%)  route 4.745ns (75.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_q_reg[30]_i_1/O
                         net (fo=4, routed)           4.745     6.281    alu_manual/D_b_q_reg[15]_0[14]
    SLICE_X52Y85         FDRE                                         r  alu_manual/D_b_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437     4.841    alu_manual/CLK
    SLICE_X52Y85         FDRE                                         r  alu_manual/D_b_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.082ns  (logic 1.534ns (25.227%)  route 4.548ns (74.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_q_reg[31]_i_2/O
                         net (fo=4, routed)           4.548     6.082    alu_manual/D_b_q_reg[15]_0[15]
    SLICE_X52Y85         FDRE                                         r  alu_manual/D_b_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.437     4.841    alu_manual/CLK
    SLICE_X52Y85         FDRE                                         r  alu_manual/D_b_q_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.242ns (40.119%)  route 0.361ns (59.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  D_a_q_reg[16]_i_1/O
                         net (fo=4, routed)           0.361     0.602    alu_manual/D_b_q_reg[15]_0[0]
    SLICE_X60Y87         FDRE                                         r  alu_manual/D_a_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.047    alu_manual/CLK
    SLICE_X60Y87         FDRE                                         r  alu_manual/D_a_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.239ns (39.269%)  route 0.369ns (60.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  D_a_q_reg[17]_i_1/O
                         net (fo=4, routed)           0.369     0.608    alu_manual/D_b_q_reg[15]_0[1]
    SLICE_X60Y87         FDRE                                         r  alu_manual/D_a_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.047    alu_manual/CLK
    SLICE_X60Y87         FDRE                                         r  alu_manual/D_a_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.257ns (39.122%)  route 0.399ns (60.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.399     0.656    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/D[0]
    SLICE_X63Y87         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     2.049    alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/CLK
    SLICE_X63Y87         FDRE                                         r  alu_manual/forLoop_idx_0_755531683[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.272ns (39.278%)  route 0.420ns (60.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  D_a_q_reg[26]_i_1/O
                         net (fo=4, routed)           0.420     0.691    alu_manual/D_b_q_reg[15]_0[10]
    SLICE_X58Y85         FDRE                                         r  alu_manual/D_b_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.856     2.046    alu_manual/CLK
    SLICE_X58Y85         FDRE                                         r  alu_manual/D_b_q_reg[26]/C

Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.262ns (37.443%)  route 0.437ns (62.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  D_a_q_reg[28]_i_1/O
                         net (fo=4, routed)           0.437     0.699    alu_manual/D_b_q_reg[15]_0[12]
    SLICE_X61Y85         FDRE                                         r  alu_manual/D_b_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.856     2.046    alu_manual/CLK
    SLICE_X61Y85         FDRE                                         r  alu_manual/D_b_q_reg[28]/C

Slack:                    inf
  Source:                 io_dip[1][5]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.263ns (37.169%)  route 0.444ns (62.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[1][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][5]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  D_a_q_reg[29]_i_1/O
                         net (fo=4, routed)           0.444     0.707    alu_manual/D_b_q_reg[15]_0[13]
    SLICE_X60Y84         FDRE                                         r  alu_manual/D_b_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.855     2.045    alu_manual/CLK
    SLICE_X60Y84         FDRE                                         r  alu_manual/D_b_q_reg[29]/C

Slack:                    inf
  Source:                 io_dip[1][3]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.268ns (37.237%)  route 0.452ns (62.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[1][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][3]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  D_a_q_reg[27]_i_1/O
                         net (fo=4, routed)           0.452     0.721    alu_manual/D_b_q_reg[15]_0[11]
    SLICE_X58Y87         FDRE                                         r  alu_manual/D_a_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.047    alu_manual/CLK
    SLICE_X58Y87         FDRE                                         r  alu_manual/D_a_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.264ns (33.296%)  route 0.528ns (66.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  D_a_q_reg[25]_i_1/O
                         net (fo=4, routed)           0.528     0.791    alu_manual/D_b_q_reg[15]_0[9]
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_a_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.856     2.046    alu_manual/CLK
    SLICE_X59Y86         FDRE                                         r  alu_manual/D_a_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.264ns (33.254%)  route 0.529ns (66.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  D_a_q_reg[25]_i_1/O
                         net (fo=4, routed)           0.529     0.792    alu_manual/D_b_q_reg[15]_0[9]
    SLICE_X59Y87         FDRE                                         r  alu_manual/D_b_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.047    alu_manual/CLK
    SLICE_X59Y87         FDRE                                         r  alu_manual/D_b_q_reg[25]/C

Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.262ns (32.622%)  route 0.541ns (67.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  D_a_q_reg[28]_i_1/O
                         net (fo=4, routed)           0.541     0.802    alu_manual/D_b_q_reg[15]_0[12]
    SLICE_X56Y86         FDRE                                         r  alu_manual/D_a_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.829     2.019    alu_manual/CLK
    SLICE_X56Y86         FDRE                                         r  alu_manual/D_a_q_reg[12]/C





