Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jul 29 18:24:01 2022
| Host         : 9b3282d6ad1d running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file mm_timing_summary_routed.rpt -pb mm_timing_summary_routed.pb -rpx mm_timing_summary_routed.rpx -warn_on_violation
| Design       : mm
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.383        0.000                      0                12923        0.029        0.000                      0                12923        3.750        0.000                       0                  5222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
mm_clk   {0.000 5.000}      10.000          100.000         
mm_fclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mm_clk              5.833        0.000                      0                 1873        0.029        0.000                      0                 1873        3.750        0.000                       0                   851  
mm_fclk             1.383        0.000                      0                11043        0.029        0.000                      0                11043        3.750        0.000                       0                  4371  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mm_fclk       mm_clk              5.654        0.000                      0                  136        0.239        0.000                      0                  136  
mm_clk        mm_fclk             5.279        0.000                      0                  345        0.259        0.000                      0                  345  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mm_clk
  To Clock:  mm_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/read_addr_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.919ns  (logic 0.583ns (14.876%)  route 3.336ns (85.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.621     9.053    mm2s_inst/done_multiply
    SLICE_X95Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  mm2s_inst/read_addr[6]_i_1/O
                         net (fo=7, routed)           0.715     9.892    mm2s_inst/read_addr0
    SLICE_X94Y80         FDRE                                         r  mm2s_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/CLK
    SLICE_X94Y80         FDRE                                         r  mm2s_inst/read_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X94Y80         FDRE (Setup_fdre_C_CE)      -0.164    15.725    mm2s_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/read_addr_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.919ns  (logic 0.583ns (14.876%)  route 3.336ns (85.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.621     9.053    mm2s_inst/done_multiply
    SLICE_X95Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  mm2s_inst/read_addr[6]_i_1/O
                         net (fo=7, routed)           0.715     9.892    mm2s_inst/read_addr0
    SLICE_X94Y80         FDRE                                         r  mm2s_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/CLK
    SLICE_X94Y80         FDRE                                         r  mm2s_inst/read_addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X94Y80         FDRE (Setup_fdre_C_CE)      -0.164    15.725    mm2s_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/read_addr_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.919ns  (logic 0.583ns (14.876%)  route 3.336ns (85.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.621     9.053    mm2s_inst/done_multiply
    SLICE_X95Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  mm2s_inst/read_addr[6]_i_1/O
                         net (fo=7, routed)           0.715     9.892    mm2s_inst/read_addr0
    SLICE_X94Y80         FDRE                                         r  mm2s_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/CLK
    SLICE_X94Y80         FDRE                                         r  mm2s_inst/read_addr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X94Y80         FDRE (Setup_fdre_C_CE)      -0.164    15.725    mm2s_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/read_addr_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.737ns  (logic 0.583ns (15.603%)  route 3.154ns (84.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.621     9.053    mm2s_inst/done_multiply
    SLICE_X95Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  mm2s_inst/read_addr[6]_i_1/O
                         net (fo=7, routed)           0.532     9.710    mm2s_inst/read_addr0
    SLICE_X95Y80         FDRE                                         r  mm2s_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/CLK
    SLICE_X95Y80         FDRE                                         r  mm2s_inst/read_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X95Y80         FDRE (Setup_fdre_C_CE)      -0.202    15.687    mm2s_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/read_addr_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.737ns  (logic 0.583ns (15.603%)  route 3.154ns (84.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.621     9.053    mm2s_inst/done_multiply
    SLICE_X95Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  mm2s_inst/read_addr[6]_i_1/O
                         net (fo=7, routed)           0.532     9.710    mm2s_inst/read_addr0
    SLICE_X95Y80         FDRE                                         r  mm2s_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/CLK
    SLICE_X95Y80         FDRE                                         r  mm2s_inst/read_addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X95Y80         FDRE (Setup_fdre_C_CE)      -0.202    15.687    mm2s_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/read_addr_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.737ns  (logic 0.583ns (15.603%)  route 3.154ns (84.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.621     9.053    mm2s_inst/done_multiply
    SLICE_X95Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  mm2s_inst/read_addr[6]_i_1/O
                         net (fo=7, routed)           0.532     9.710    mm2s_inst/read_addr0
    SLICE_X95Y80         FDRE                                         r  mm2s_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/CLK
    SLICE_X95Y80         FDRE                                         r  mm2s_inst/read_addr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X95Y80         FDRE (Setup_fdre_C_CE)      -0.202    15.687    mm2s_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/read_addr_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.737ns  (logic 0.583ns (15.603%)  route 3.154ns (84.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.621     9.053    mm2s_inst/done_multiply
    SLICE_X95Y80         LUT3 (Prop_lut3_I0_O)        0.124     9.177 r  mm2s_inst/read_addr[6]_i_1/O
                         net (fo=7, routed)           0.532     9.710    mm2s_inst/read_addr0
    SLICE_X95Y80         FDRE                                         r  mm2s_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/CLK
    SLICE_X95Y80         FDRE                                         r  mm2s_inst/read_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X95Y80         FDRE (Setup_fdre_C_CE)      -0.202    15.687    mm2s_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[4].reg_banked_read_addr_D_reg[4][3]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[4].write_ram_D/doutB_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.633ns  (logic 0.779ns (21.445%)  route 2.854ns (78.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X98Y67         FDRE                                         r  mm2s_inst/ram_D[4].reg_banked_read_addr_D_reg[4][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.484     6.457 f  mm2s_inst/ram_D[4].reg_banked_read_addr_D_reg[4][3]/Q
                         net (fo=3, routed)           1.232     7.689    mm2s_inst/ram_D[4].write_ram_D/Q[3]
    SLICE_X98Y62         LUT5 (Prop_lut5_I0_O)        0.295     7.984 r  mm2s_inst/ram_D[4].write_ram_D/doutB[15]_i_1__3/O
                         net (fo=16, routed)          1.622     9.606    mm2s_inst/ram_D[4].write_ram_D/p_23_out
    SLICE_X91Y61         FDRE                                         r  mm2s_inst/ram_D[4].write_ram_D/doutB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/ram_D[4].write_ram_D/CLK
    SLICE_X91Y61         FDRE                                         r  mm2s_inst/ram_D[4].write_ram_D/doutB_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X91Y61         FDRE (Setup_fdre_C_CE)      -0.202    15.687    mm2s_inst/ram_D[4].write_ram_D/doutB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[4].reg_banked_read_addr_D_reg[4][3]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[4].write_ram_D/doutB_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.633ns  (logic 0.779ns (21.445%)  route 2.854ns (78.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X98Y67         FDRE                                         r  mm2s_inst/ram_D[4].reg_banked_read_addr_D_reg[4][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.484     6.457 f  mm2s_inst/ram_D[4].reg_banked_read_addr_D_reg[4][3]/Q
                         net (fo=3, routed)           1.232     7.689    mm2s_inst/ram_D[4].write_ram_D/Q[3]
    SLICE_X98Y62         LUT5 (Prop_lut5_I0_O)        0.295     7.984 r  mm2s_inst/ram_D[4].write_ram_D/doutB[15]_i_1__3/O
                         net (fo=16, routed)          1.622     9.606    mm2s_inst/ram_D[4].write_ram_D/p_23_out
    SLICE_X91Y61         FDRE                                         r  mm2s_inst/ram_D[4].write_ram_D/doutB_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/ram_D[4].write_ram_D/CLK
    SLICE_X91Y61         FDRE                                         r  mm2s_inst/ram_D[4].write_ram_D/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X91Y61         FDRE (Setup_fdre_C_CE)      -0.202    15.687    mm2s_inst/ram_D[4].write_ram_D/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.363ns  (logic 0.609ns (18.107%)  route 2.754ns (81.893%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X87Y75         FDRE                                         r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.459     6.432 r  mm2s_inst/ram_D[3].reg_banked_read_addr_D_reg[3][0]/Q
                         net (fo=19, routed)          1.933     8.365    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_6_11/ADDRA0
    SLICE_X90Y71         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.515 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_6_11/RAMA/O
                         net (fo=1, routed)           0.822     9.336    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[6]
    SLICE_X93Y70         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X93Y70         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X93Y70         FDRE (Setup_fdre_C_D)       -0.310    15.579    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.579    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  6.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.069%)  route 0.218ns (59.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/CLK
    SLICE_X63Y89         FDRE                                         r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/Q
                         net (fo=17, routed)          0.218     5.775    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/ADDRD0
    SLICE_X62Y89         RAMD32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/WCLK
    SLICE_X62Y89         RAMD32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X62Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.069%)  route 0.218ns (59.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/CLK
    SLICE_X63Y89         FDRE                                         r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/Q
                         net (fo=17, routed)          0.218     5.775    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/ADDRD0
    SLICE_X62Y89         RAMD32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/WCLK
    SLICE_X62Y89         RAMD32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X62Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.069%)  route 0.218ns (59.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/CLK
    SLICE_X63Y89         FDRE                                         r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/Q
                         net (fo=17, routed)          0.218     5.775    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/ADDRD0
    SLICE_X62Y89         RAMD32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/WCLK
    SLICE_X62Y89         RAMD32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X62Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.069%)  route 0.218ns (59.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/CLK
    SLICE_X63Y89         FDRE                                         r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/Q
                         net (fo=17, routed)          0.218     5.775    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/ADDRD0
    SLICE_X62Y89         RAMD32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/WCLK
    SLICE_X62Y89         RAMD32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X62Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.069%)  route 0.218ns (59.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/CLK
    SLICE_X63Y89         FDRE                                         r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/Q
                         net (fo=17, routed)          0.218     5.775    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/ADDRD0
    SLICE_X62Y89         RAMD32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/WCLK
    SLICE_X62Y89         RAMD32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X62Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.069%)  route 0.218ns (59.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/CLK
    SLICE_X63Y89         FDRE                                         r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/Q
                         net (fo=17, routed)          0.218     5.775    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/ADDRD0
    SLICE_X62Y89         RAMD32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/WCLK
    SLICE_X62Y89         RAMD32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X62Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.069%)  route 0.218ns (59.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/CLK
    SLICE_X63Y89         FDRE                                         r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/Q
                         net (fo=17, routed)          0.218     5.775    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/ADDRD0
    SLICE_X62Y89         RAMS32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/WCLK
    SLICE_X62Y89         RAMS32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X62Y89         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     5.746    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMD_D1/ADR0
                            (falling edge-triggered cell RAMS32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.069%)  route 0.218ns (59.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/CLK
    SLICE_X63Y89         FDRE                                         r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[4].reg_banked_write_addr_B_reg[4][0]/Q
                         net (fo=17, routed)          0.218     5.775    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/ADDRD0
    SLICE_X62Y89         RAMS32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/WCLK
    SLICE_X62Y89         RAMS32                                       r  s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X62Y89         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     5.746    s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[1].reg_banked_data_A_reg[1][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_7_6_11/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.214%)  route 0.068ns (31.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/CLK
    SLICE_X35Y79         FDRE                                         r  s2mm_inst/ram_A[1].reg_banked_data_A_reg[1][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_A[1].reg_banked_data_A_reg[1][6]/Q
                         net (fo=2, routed)           0.068     5.624    s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_7_6_11/DIA0
    SLICE_X34Y79         RAMD32                                       r  s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_7_6_11/WCLK
    SLICE_X34Y79         RAMD32                                       r  s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_7_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X34Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.151     5.583    s2mm_inst/ram_A[1].read_ram_A/mem_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -5.583    
                         arrival time                           5.624    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.396ns  (logic 0.146ns (36.859%)  route 0.250ns (63.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/CLK
    SLICE_X45Y86         FDRE                                         r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  s2mm_inst/ram_B[2].reg_banked_write_addr_B_reg[2][0]/Q
                         net (fo=17, routed)          0.250     5.806    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_0_5/ADDRD0
    SLICE_X46Y87         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_0_5/WCLK
    SLICE_X46Y87         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X46Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.806    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mm_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mm_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X84Y46  mm2s_inst/done_multiply_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X92Y51  mm2s_inst/done_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X92Y51  mm2s_inst/last_beat_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X93Y51  mm2s_inst/m_axis_mm2s_tlast_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y78  s2mm_inst/write_addr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y78  s2mm_inst/write_addr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y78  s2mm_inst/write_addr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y78  s2mm_inst/write_addr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y78  s2mm_inst/write_addr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y78  s2mm_inst/write_addr_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y86  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_6_11/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81  s2mm_inst/ram_A[0].read_ram_A/mem_reg_0_7_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mm_fclk
  To Clock:  mm_fclk

Setup :            0  Failing Endpoints,  Worst Slack        1.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        7.903ns  (logic 0.670ns (8.478%)  route 7.233ns (91.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         1.445     7.942    s2mm_inst/start_multiply_reg_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I0_O)        0.146     8.088 r  s2mm_inst/out_b[7]_i_1/O
                         net (fo=3024, routed)        5.788    13.876    systolic_inst/genblk1[7].genblk1[2].pe_inst/sum_reg[15]_0
    SLICE_X45Y44         FDRE                                         r  systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X45Y44         FDRE                                         r  systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X45Y44         FDRE (Setup_fdre_C_R)       -0.630    15.259    systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -13.876    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        7.903ns  (logic 0.670ns (8.478%)  route 7.233ns (91.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         1.445     7.942    s2mm_inst/start_multiply_reg_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I0_O)        0.146     8.088 r  s2mm_inst/out_b[7]_i_1/O
                         net (fo=3024, routed)        5.788    13.876    systolic_inst/genblk1[7].genblk1[2].pe_inst/sum_reg[15]_0
    SLICE_X45Y44         FDRE                                         r  systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X45Y44         FDRE                                         r  systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X45Y44         FDRE (Setup_fdre_C_R)       -0.630    15.259    systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -13.876    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        7.903ns  (logic 0.670ns (8.478%)  route 7.233ns (91.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         1.445     7.942    s2mm_inst/start_multiply_reg_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I0_O)        0.146     8.088 r  s2mm_inst/out_b[7]_i_1/O
                         net (fo=3024, routed)        5.788    13.876    systolic_inst/genblk1[7].genblk1[2].pe_inst/sum_reg[15]_0
    SLICE_X45Y44         FDRE                                         r  systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X45Y44         FDRE                                         r  systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X45Y44         FDRE (Setup_fdre_C_R)       -0.630    15.259    systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -13.876    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        7.903ns  (logic 0.670ns (8.478%)  route 7.233ns (91.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         1.445     7.942    s2mm_inst/start_multiply_reg_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I0_O)        0.146     8.088 r  s2mm_inst/out_b[7]_i_1/O
                         net (fo=3024, routed)        5.788    13.876    systolic_inst/genblk1[7].genblk1[2].pe_inst/sum_reg[15]_0
    SLICE_X45Y44         FDRE                                         r  systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X45Y44         FDRE                                         r  systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X45Y44         FDRE (Setup_fdre_C_R)       -0.630    15.259    systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -13.876    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        7.903ns  (logic 0.670ns (8.478%)  route 7.233ns (91.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         1.445     7.942    s2mm_inst/start_multiply_reg_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I0_O)        0.146     8.088 r  s2mm_inst/out_b[7]_i_1/O
                         net (fo=3024, routed)        5.788    13.876    systolic_inst/genblk1[7].genblk1[2].pe_inst/sum_reg[15]_0
    SLICE_X45Y44         FDRE                                         r  systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X45Y44         FDRE                                         r  systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X45Y44         FDRE (Setup_fdre_C_R)       -0.630    15.259    systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -13.876    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        7.903ns  (logic 0.670ns (8.478%)  route 7.233ns (91.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         1.445     7.942    s2mm_inst/start_multiply_reg_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I0_O)        0.146     8.088 r  s2mm_inst/out_b[7]_i_1/O
                         net (fo=3024, routed)        5.788    13.876    systolic_inst/genblk1[7].genblk1[2].pe_inst/sum_reg[15]_0
    SLICE_X45Y44         FDRE                                         r  systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    systolic_inst/genblk1[7].genblk1[2].pe_inst/fclk
    SLICE_X45Y44         FDRE                                         r  systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X45Y44         FDRE (Setup_fdre_C_R)       -0.630    15.259    systolic_inst/genblk1[7].genblk1[2].pe_inst/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -13.876    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        7.883ns  (logic 0.670ns (8.499%)  route 7.213ns (91.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         1.445     7.942    s2mm_inst/start_multiply_reg_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I0_O)        0.146     8.088 r  s2mm_inst/out_b[7]_i_1/O
                         net (fo=3024, routed)        5.768    13.856    systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[0]_0
    SLICE_X39Y51         FDRE                                         r  systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    systolic_inst/genblk1[7].genblk1[0].pe_inst/fclk
    SLICE_X39Y51         FDRE                                         r  systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.630    15.259    systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[12]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        7.883ns  (logic 0.670ns (8.499%)  route 7.213ns (91.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         1.445     7.942    s2mm_inst/start_multiply_reg_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I0_O)        0.146     8.088 r  s2mm_inst/out_b[7]_i_1/O
                         net (fo=3024, routed)        5.768    13.856    systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[0]_0
    SLICE_X39Y51         FDRE                                         r  systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    systolic_inst/genblk1[7].genblk1[0].pe_inst/fclk
    SLICE_X39Y51         FDRE                                         r  systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.630    15.259    systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        7.883ns  (logic 0.670ns (8.499%)  route 7.213ns (91.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         1.445     7.942    s2mm_inst/start_multiply_reg_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I0_O)        0.146     8.088 r  s2mm_inst/out_b[7]_i_1/O
                         net (fo=3024, routed)        5.768    13.856    systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[0]_0
    SLICE_X39Y51         FDRE                                         r  systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    systolic_inst/genblk1[7].genblk1[0].pe_inst/fclk
    SLICE_X39Y51         FDRE                                         r  systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.630    15.259    systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        7.883ns  (logic 0.670ns (8.499%)  route 7.213ns (91.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         1.445     7.942    s2mm_inst/start_multiply_reg_n_0
    SLICE_X62Y80         LUT2 (Prop_lut2_I0_O)        0.146     8.088 r  s2mm_inst/out_b[7]_i_1/O
                         net (fo=3024, routed)        5.768    13.856    systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[0]_0
    SLICE_X39Y51         FDRE                                         r  systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    systolic_inst/genblk1[7].genblk1[0].pe_inst/fclk
    SLICE_X39Y51         FDRE                                         r  systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.630    15.259    systolic_inst/genblk1[7].genblk1[0].pe_inst/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  1.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 systolic_inst/genblk1[2].genblk1[7].pe_inst/out_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    systolic_inst/genblk1[2].genblk1[7].pe_inst/fclk
    SLICE_X87Y76         FDRE                                         r  systolic_inst/genblk1[2].genblk1[7].pe_inst/out_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  systolic_inst/genblk1[2].genblk1[7].pe_inst/out_data_reg[0]/Q
                         net (fo=1, routed)           0.056     5.612    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/DIA0
    SLICE_X86Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X86Y76         RAMD32                                       r  mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X86Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.151     5.583    mm2s_inst/ram_D[2].write_ram_D/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -5.583    
                         arrival time                           5.612    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 systolic_inst/genblk1[3].genblk1[7].pe_inst/out_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    systolic_inst/genblk1[3].genblk1[7].pe_inst/fclk
    SLICE_X87Y69         FDRE                                         r  systolic_inst/genblk1[3].genblk1[7].pe_inst/out_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  systolic_inst/genblk1[3].genblk1[7].pe_inst/out_data_reg[0]/Q
                         net (fo=1, routed)           0.056     5.612    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/DIA0
    SLICE_X86Y69         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X86Y69         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X86Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.151     5.583    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -5.583    
                         arrival time                           5.612    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 systolic_inst/genblk1[4].genblk1[7].pe_inst/out_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_0_5/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    systolic_inst/genblk1[4].genblk1[7].pe_inst/fclk
    SLICE_X87Y62         FDRE                                         r  systolic_inst/genblk1[4].genblk1[7].pe_inst/out_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  systolic_inst/genblk1[4].genblk1[7].pe_inst/out_data_reg[0]/Q
                         net (fo=1, routed)           0.056     5.612    mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_0_5/DIA0
    SLICE_X86Y62         RAMD32                                       r  mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X86Y62         RAMD32                                       r  mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X86Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.151     5.583    mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -5.583    
                         arrival time                           5.612    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.146ns (37.787%)  route 0.240ns (62.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/mem_write_D/fclk
    SLICE_X87Y57         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/Q
                         net (fo=27, routed)          0.240     5.797    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/ADDRD0
    SLICE_X86Y57         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y57         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.146ns (37.787%)  route 0.240ns (62.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/mem_write_D/fclk
    SLICE_X87Y57         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/Q
                         net (fo=27, routed)          0.240     5.797    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/ADDRD0
    SLICE_X86Y57         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y57         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.146ns (37.787%)  route 0.240ns (62.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/mem_write_D/fclk
    SLICE_X87Y57         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/Q
                         net (fo=27, routed)          0.240     5.797    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/ADDRD0
    SLICE_X86Y57         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y57         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.146ns (37.787%)  route 0.240ns (62.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/mem_write_D/fclk
    SLICE_X87Y57         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/Q
                         net (fo=27, routed)          0.240     5.797    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/ADDRD0
    SLICE_X86Y57         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y57         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.146ns (37.787%)  route 0.240ns (62.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/mem_write_D/fclk
    SLICE_X87Y57         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/Q
                         net (fo=27, routed)          0.240     5.797    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/ADDRD0
    SLICE_X86Y57         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y57         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.146ns (37.787%)  route 0.240ns (62.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/mem_write_D/fclk
    SLICE_X87Y57         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/Q
                         net (fo=27, routed)          0.240     5.797    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/ADDRD0
    SLICE_X86Y57         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y57         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.386ns  (logic 0.146ns (37.787%)  route 0.240ns (62.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/mem_write_D/fclk
    SLICE_X87Y57         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/Q
                         net (fo=27, routed)          0.240     5.797    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/ADDRD0
    SLICE_X86Y57         RAMS32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y57         RAMS32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
    SLICE_X86Y57         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     5.746    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mm_fclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mm_fclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X83Y46  mm2s_inst/done_multiply_fclk_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y83  mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y83  mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X87Y83  mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y89  s2mm_inst/mem_read_B_inst/genblk1[5].rd_addr_bram_reg_reg[5][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y89  s2mm_inst/mem_read_B_inst/genblk1[6].rd_addr_bram_reg_reg[6][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X67Y88  s2mm_inst/mem_read_B_inst/genblk1[6].rd_addr_bram_reg_reg[6][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X67Y88  s2mm_inst/mem_read_B_inst/genblk1[6].rd_addr_bram_reg_reg[6][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X83Y88  s2mm_inst/mem_read_B_inst/genblk1[7].rd_addr_bram_reg_reg[7][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X81Y87  s2mm_inst/mem_read_B_inst/genblk1[7].rd_addr_bram_reg_reg[7][1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y81  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y83  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X86Y83  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mm_fclk
  To Clock:  mm_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        4.060ns  (logic 0.648ns (15.961%)  route 3.412ns (84.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         2.859     9.356    s2mm_inst/start_multiply_reg_n_0
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.124     9.480 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.553    10.033    s2mm_inst/write_addr[6]_i_1_n_0
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    s2mm_inst/CLK
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X31Y78         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        4.060ns  (logic 0.648ns (15.961%)  route 3.412ns (84.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         2.859     9.356    s2mm_inst/start_multiply_reg_n_0
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.124     9.480 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.553    10.033    s2mm_inst/write_addr[6]_i_1_n_0
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    s2mm_inst/CLK
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X31Y78         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        4.060ns  (logic 0.648ns (15.961%)  route 3.412ns (84.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         2.859     9.356    s2mm_inst/start_multiply_reg_n_0
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.124     9.480 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.553    10.033    s2mm_inst/write_addr[6]_i_1_n_0
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    s2mm_inst/CLK
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X31Y78         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        4.060ns  (logic 0.648ns (15.961%)  route 3.412ns (84.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         2.859     9.356    s2mm_inst/start_multiply_reg_n_0
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.124     9.480 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.553    10.033    s2mm_inst/write_addr[6]_i_1_n_0
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    s2mm_inst/CLK
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X31Y78         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        4.060ns  (logic 0.648ns (15.961%)  route 3.412ns (84.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         2.859     9.356    s2mm_inst/start_multiply_reg_n_0
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.124     9.480 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.553    10.033    s2mm_inst/write_addr[6]_i_1_n_0
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    s2mm_inst/CLK
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X31Y78         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        4.060ns  (logic 0.648ns (15.961%)  route 3.412ns (84.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         2.859     9.356    s2mm_inst/start_multiply_reg_n_0
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.124     9.480 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.553    10.033    s2mm_inst/write_addr[6]_i_1_n_0
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    s2mm_inst/CLK
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X31Y78         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/write_addr_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        4.060ns  (logic 0.648ns (15.961%)  route 3.412ns (84.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.524     6.497 f  s2mm_inst/start_multiply_reg/Q
                         net (fo=133, routed)         2.859     9.356    s2mm_inst/start_multiply_reg_n_0
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.124     9.480 r  s2mm_inst/write_addr[6]_i_1/O
                         net (fo=7, routed)           0.553    10.033    s2mm_inst/write_addr[6]_i_1_n_0
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    s2mm_inst/CLK
    SLICE_X31Y78         FDRE                                         r  s2mm_inst/write_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X31Y78         FDRE (Setup_fdre_C_CE)      -0.202    15.687    s2mm_inst/write_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.687    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[7].write_ram_D/mem_reg_0_7_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[7].write_ram_D/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        2.298ns  (logic 1.349ns (58.706%)  route 0.949ns (41.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    mm2s_inst/ram_D[7].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X82Y47         RAMD32                                       r  mm2s_inst/ram_D[7].write_ram_D/mem_reg_0_7_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349     7.322 r  mm2s_inst/ram_D[7].write_ram_D/mem_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.949     8.271    mm2s_inst/ram_D[7].write_ram_D/doutB0__6[2]
    SLICE_X88Y49         FDRE                                         r  mm2s_inst/ram_D[7].write_ram_D/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/ram_D[7].write_ram_D/CLK
    SLICE_X88Y49         FDRE                                         r  mm2s_inst/ram_D[7].write_ram_D/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X88Y49         FDRE (Setup_fdre_C_D)       -0.302    15.587    mm2s_inst/ram_D[7].write_ram_D/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_6_11/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/doutB_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        2.210ns  (logic 1.350ns (61.073%)  route 0.860ns (38.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X96Y83         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_6_11/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350     7.323 r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_6_11/RAMA/O
                         net (fo=1, routed)           0.860     8.183    mm2s_inst/ram_D[1].write_ram_D/doutB0__0[6]
    SLICE_X95Y78         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X95Y78         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X95Y78         FDRE (Setup_fdre_C_D)       -0.282    15.607    mm2s_inst/ram_D[1].write_ram_D/doutB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/doutB_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_clk fall@15.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        2.207ns  (logic 1.350ns (61.160%)  route 0.857ns (38.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.973     5.973    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X86Y83         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350     7.323 r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA/O
                         net (fo=1, routed)           0.857     8.180    mm2s_inst/ram_D[0].write_ram_D/doutB0[12]
    SLICE_X88Y80         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)    15.000    15.000 f  
                                                      0.000    15.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X88Y80         FDRE                                         r  mm2s_inst/ram_D[0].write_ram_D/doutB_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X88Y80         FDRE (Setup_fdre_C_D)       -0.282    15.607    mm2s_inst/ram_D[0].write_ram_D/doutB_reg[12]
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  7.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mm2s_inst/done_multiply_fclk_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/done_multiply_reg/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.394ns  (logic 0.191ns (48.434%)  route 0.203ns (51.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/fclk
    SLICE_X83Y46         FDRE                                         r  mm2s_inst/done_multiply_fclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y46         FDRE (Prop_fdre_C_Q)         0.146     5.556 r  mm2s_inst/done_multiply_fclk_reg/Q
                         net (fo=2, routed)           0.203     5.759    mm2s_inst/done_multiply_fclk
    SLICE_X84Y46         LUT3 (Prop_lut3_I1_O)        0.045     5.804 r  mm2s_inst/done_multiply_i_1/O
                         net (fo=1, routed)           0.000     5.804    mm2s_inst/done_multiply_i_1_n_0
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X84Y46         FDRE (Hold_fdre_C_D)         0.098     5.565    mm2s_inst/done_multiply_reg
  -------------------------------------------------------------------
                         required time                         -5.565    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[5].write_ram_D/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.491ns  (logic 0.389ns (79.262%)  route 0.102ns (20.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X86Y56         RAMD32                                       r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.102     5.901    mm2s_inst/ram_D[5].write_ram_D/doutB0__4[5]
    SLICE_X89Y56         FDRE                                         r  mm2s_inst/ram_D[5].write_ram_D/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    mm2s_inst/ram_D[5].write_ram_D/CLK
    SLICE_X89Y56         FDRE                                         r  mm2s_inst/ram_D[5].write_ram_D/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X89Y56         FDRE (Hold_fdre_C_D)         0.079     5.546    mm2s_inst/ram_D[5].write_ram_D/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[6].write_ram_D/mem_reg_0_7_6_11/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[6].write_ram_D/doutB_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.493ns  (logic 0.391ns (79.337%)  route 0.102ns (20.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/ram_D[6].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X82Y49         RAMD32                                       r  mm2s_inst/ram_D[6].write_ram_D/mem_reg_0_7_6_11/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[6].write_ram_D/mem_reg_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.102     5.903    mm2s_inst/ram_D[6].write_ram_D/doutB0__5[9]
    SLICE_X85Y49         FDRE                                         r  mm2s_inst/ram_D[6].write_ram_D/doutB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    mm2s_inst/ram_D[6].write_ram_D/CLK
    SLICE_X85Y49         FDRE                                         r  mm2s_inst/ram_D[6].write_ram_D/doutB_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X85Y49         FDRE (Hold_fdre_C_D)         0.077     5.544    mm2s_inst/ram_D[6].write_ram_D/doutB_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.544    
                         arrival time                           5.903    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_6_11/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[4].write_ram_D/doutB_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.490ns  (logic 0.389ns (79.424%)  route 0.101ns (20.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y63         RAMD32                                       r  mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_6_11/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y63         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.101     5.900    mm2s_inst/ram_D[4].write_ram_D/doutB0__3[11]
    SLICE_X88Y63         FDRE                                         r  mm2s_inst/ram_D[4].write_ram_D/doutB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    mm2s_inst/ram_D[4].write_ram_D/CLK
    SLICE_X88Y63         FDRE                                         r  mm2s_inst/ram_D[4].write_ram_D/doutB_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X88Y63         FDRE (Hold_fdre_C_D)         0.073     5.540    mm2s_inst/ram_D[4].write_ram_D/doutB_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           5.900    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.490ns  (logic 0.391ns (79.784%)  route 0.099ns (20.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X96Y82         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.099     5.900    mm2s_inst/ram_D[1].write_ram_D/doutB0__0[3]
    SLICE_X95Y81         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X95Y81         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X95Y81         FDRE (Hold_fdre_C_D)         0.073     5.540    mm2s_inst/ram_D[1].write_ram_D/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           5.900    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.501ns  (logic 0.391ns (78.070%)  route 0.110ns (21.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X86Y69         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.110     5.911    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[3]
    SLICE_X87Y70         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X87Y70         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X87Y70         FDRE (Hold_fdre_C_D)         0.077     5.544    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.544    
                         arrival time                           5.911    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[6].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[6].write_ram_D/doutB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.501ns  (logic 0.391ns (78.070%)  route 0.110ns (21.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/ram_D[6].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X82Y51         RAMD32                                       r  mm2s_inst/ram_D[6].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y51         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[6].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.110     5.911    mm2s_inst/ram_D[6].write_ram_D/doutB0__5[15]
    SLICE_X83Y50         FDRE                                         r  mm2s_inst/ram_D[6].write_ram_D/doutB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    mm2s_inst/ram_D[6].write_ram_D/CLK
    SLICE_X83Y50         FDRE                                         r  mm2s_inst/ram_D[6].write_ram_D/doutB_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X83Y50         FDRE (Hold_fdre_C_D)         0.073     5.540    mm2s_inst/ram_D[6].write_ram_D/doutB_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           5.911    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/doutB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.504ns  (logic 0.391ns (77.605%)  route 0.113ns (22.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X92Y81         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y81         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.113     5.914    mm2s_inst/ram_D[1].write_ram_D/doutB0__0[15]
    SLICE_X92Y80         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X92Y80         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X92Y80         FDRE (Hold_fdre_C_D)         0.067     5.534    mm2s_inst/ram_D[1].write_ram_D/doutB_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.534    
                         arrival time                           5.914    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[3].write_ram_D/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.543ns  (logic 0.389ns (71.651%)  route 0.154ns (28.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X86Y69         RAMD32                                       r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.154     5.953    mm2s_inst/ram_D[3].write_ram_D/doutB0__2[5]
    SLICE_X88Y69         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X88Y69         FDRE                                         r  mm2s_inst/ram_D[3].write_ram_D/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.077     5.544    mm2s_inst/ram_D[3].write_ram_D/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.544    
                         arrival time                           5.953    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[1].write_ram_D/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_clk fall@5.000ns - mm_fclk fall@5.000ns)
  Data Path Delay:        0.546ns  (logic 0.389ns (71.291%)  route 0.157ns (28.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.410     5.410    mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_0_5/WCLK
    SLICE_X96Y82         RAMD32                                       r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y82         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.157     5.956    mm2s_inst/ram_D[1].write_ram_D/doutB0__0[5]
    SLICE_X95Y81         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.432     5.432    mm2s_inst/ram_D[1].write_ram_D/CLK
    SLICE_X95Y81         FDRE                                         r  mm2s_inst/ram_D[1].write_ram_D/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X95Y81         FDRE (Hold_fdre_C_D)         0.077     5.544    mm2s_inst/ram_D[1].write_ram_D/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.544    
                         arrival time                           5.956    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
From Clock:  mm_clk
  To Clock:  mm_fclk

Setup :            0  Failing Endpoints,  Worst Slack        5.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.109ns  (logic 0.583ns (14.189%)  route 3.526ns (85.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.717     9.149    systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X88Y83         LUT3 (Prop_lut3_I2_O)        0.124     9.273 r  systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.809    10.082    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WE
    SLICE_X86Y82         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y82         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X86Y82         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.109ns  (logic 0.583ns (14.189%)  route 3.526ns (85.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.717     9.149    systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X88Y83         LUT3 (Prop_lut3_I2_O)        0.124     9.273 r  systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.809    10.082    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WE
    SLICE_X86Y82         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y82         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X86Y82         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMB/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.109ns  (logic 0.583ns (14.189%)  route 3.526ns (85.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.717     9.149    systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X88Y83         LUT3 (Prop_lut3_I2_O)        0.124     9.273 r  systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.809    10.082    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WE
    SLICE_X86Y82         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y82         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X86Y82         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMB_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.109ns  (logic 0.583ns (14.189%)  route 3.526ns (85.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.717     9.149    systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X88Y83         LUT3 (Prop_lut3_I2_O)        0.124     9.273 r  systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.809    10.082    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WE
    SLICE_X86Y82         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y82         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X86Y82         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMC/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.109ns  (logic 0.583ns (14.189%)  route 3.526ns (85.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.717     9.149    systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X88Y83         LUT3 (Prop_lut3_I2_O)        0.124     9.273 r  systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.809    10.082    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WE
    SLICE_X86Y82         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y82         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X86Y82         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMC_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.109ns  (logic 0.583ns (14.189%)  route 3.526ns (85.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.717     9.149    systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X88Y83         LUT3 (Prop_lut3_I2_O)        0.124     9.273 r  systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.809    10.082    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WE
    SLICE_X86Y82         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y82         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X86Y82         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMD/WE
                            (falling edge-triggered cell RAMS32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.109ns  (logic 0.583ns (14.189%)  route 3.526ns (85.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.717     9.149    systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X88Y83         LUT3 (Prop_lut3_I2_O)        0.124     9.273 r  systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.809    10.082    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WE
    SLICE_X86Y82         RAMS32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y82         RAMS32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X86Y82         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    15.361    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMD_D1/WE
                            (falling edge-triggered cell RAMS32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        4.109ns  (logic 0.583ns (14.189%)  route 3.526ns (85.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.717     9.149    systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X88Y83         LUT3 (Prop_lut3_I2_O)        0.124     9.273 r  systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.809    10.082    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WE
    SLICE_X86Y82         RAMS32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/WCLK
    SLICE_X86Y82         RAMS32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X86Y82         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    15.361    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.858ns  (logic 0.583ns (15.111%)  route 3.275ns (84.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.717     9.149    systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X88Y83         LUT3 (Prop_lut3_I2_O)        0.124     9.273 r  systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.558     9.831    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WE
    SLICE_X86Y83         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X86Y83         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X86Y83         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mm_fclk fall@15.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        3.858ns  (logic 0.583ns (15.111%)  route 3.275ns (84.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 5.973 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.973     5.973    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.459     6.432 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          2.717     9.149    systolic_inst/genblk1[0].genblk1[7].pe_inst/done_multiply
    SLICE_X88Y83         LUT3 (Prop_lut3_I2_O)        0.124     9.273 r  systolic_inst/genblk1[0].genblk1[7].pe_inst/mem_reg_0_7_0_5_i_1/O
                         net (fo=24, routed)          0.558     9.831    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WE
    SLICE_X86Y83         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)   15.000    15.000 f  
                                                      0.000    15.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.924    15.924    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/WCLK
    SLICE_X86Y83         RAMD32                                       r  mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X86Y83         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.528    15.361    mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram_reg[7][1]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.430ns  (logic 0.189ns (43.944%)  route 0.241ns (56.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.146     5.556 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          0.241     5.797    mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]_0
    SLICE_X83Y46         LUT5 (Prop_lut5_I3_O)        0.043     5.840 r  mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram[7][1]_i_1/O
                         net (fo=1, routed)           0.000     5.840    mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram[7][1]_i_1_n_0
    SLICE_X83Y46         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/mem_write_D/fclk
    SLICE_X83Y46         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram_reg[7][1]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X83Y46         FDRE (Hold_fdre_C_D)         0.114     5.581    mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -5.581    
                         arrival time                           5.840    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram_reg[7][0]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.432ns  (logic 0.191ns (44.203%)  route 0.241ns (55.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.146     5.556 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          0.241     5.797    mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]_0
    SLICE_X83Y46         LUT4 (Prop_lut4_I2_O)        0.045     5.842 r  mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram[7][0]_i_1/O
                         net (fo=1, routed)           0.000     5.842    mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram[7][0]_i_1_n_0
    SLICE_X83Y46         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/mem_write_D/fclk
    SLICE_X83Y46         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram_reg[7][0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X83Y46         FDRE (Hold_fdre_C_D)         0.099     5.566    mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           5.842    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[0].read_ram_B/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.445ns  (logic 0.389ns (87.476%)  route 0.056ns (12.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_7_0_5/WCLK
    SLICE_X38Y84         RAMD32                                       r  s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  s2mm_inst/ram_B[0].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.056     5.855    s2mm_inst/ram_B[0].read_ram_B/doutB0__6[5]
    SLICE_X39Y84         FDRE                                         r  s2mm_inst/ram_B[0].read_ram_B/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    s2mm_inst/ram_B[0].read_ram_B/fclk
    SLICE_X39Y84         FDRE                                         r  s2mm_inst/ram_B[0].read_ram_B/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X39Y84         FDRE (Hold_fdre_C_D)         0.077     5.544    s2mm_inst/ram_B[0].read_ram_B/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.544    
                         arrival time                           5.855    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram_reg[7][2]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.472ns  (logic 0.191ns (40.452%)  route 0.281ns (59.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    mm2s_inst/CLK
    SLICE_X84Y46         FDRE                                         r  mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.146     5.556 f  mm2s_inst/done_multiply_reg/Q
                         net (fo=35, routed)          0.281     5.837    mm2s_inst/mem_write_D/genblk1[0].wr_addr_bram_reg[0][0]_0
    SLICE_X83Y46         LUT6 (Prop_lut6_I4_O)        0.045     5.882 r  mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram[7][2]_i_1/O
                         net (fo=1, routed)           0.000     5.882    mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram[7][2]_i_1_n_0
    SLICE_X83Y46         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    mm2s_inst/mem_write_D/fclk
    SLICE_X83Y46         FDRE                                         r  mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram_reg[7][2]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X83Y46         FDRE (Hold_fdre_C_D)         0.099     5.566    mm2s_inst/mem_write_D/genblk1[7].wr_addr_bram_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -5.566    
                         arrival time                           5.882    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[2].read_ram_A/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.501ns  (logic 0.389ns (77.679%)  route 0.112ns (22.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X36Y77         RAMD32                                       r  s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.112     5.911    s2mm_inst/ram_A[2].read_ram_A/doutB0__0[5]
    SLICE_X37Y78         FDRE                                         r  s2mm_inst/ram_A[2].read_ram_A/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    s2mm_inst/ram_A[2].read_ram_A/fclk
    SLICE_X37Y78         FDRE                                         r  s2mm_inst/ram_A[2].read_ram_A/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.077     5.544    s2mm_inst/ram_A[2].read_ram_A/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.544    
                         arrival time                           5.911    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_A[2].read_ram_A/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.503ns  (logic 0.391ns (77.759%)  route 0.112ns (22.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/WCLK
    SLICE_X36Y77         RAMD32                                       r  s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.112     5.913    s2mm_inst/ram_A[2].read_ram_A/doutB0__0[3]
    SLICE_X37Y78         FDRE                                         r  s2mm_inst/ram_A[2].read_ram_A/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    s2mm_inst/ram_A[2].read_ram_A/fclk
    SLICE_X37Y78         FDRE                                         r  s2mm_inst/ram_A[2].read_ram_A/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X37Y78         FDRE (Hold_fdre_C_D)         0.073     5.540    s2mm_inst/ram_A[2].read_ram_A/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           5.913    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[2].read_ram_B/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.504ns  (logic 0.389ns (77.219%)  route 0.115ns (22.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_0_5/WCLK
    SLICE_X46Y87         RAMD32                                       r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.115     5.914    s2mm_inst/ram_B[2].read_ram_B/doutB0__8[5]
    SLICE_X48Y87         FDRE                                         r  s2mm_inst/ram_B[2].read_ram_B/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    s2mm_inst/ram_B[2].read_ram_B/fclk
    SLICE_X48Y87         FDRE                                         r  s2mm_inst/ram_B[2].read_ram_B/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X48Y87         FDRE (Hold_fdre_C_D)         0.073     5.540    s2mm_inst/ram_B[2].read_ram_B/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.540    
                         arrival time                           5.914    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[7].reg_banked_write_addr_B_reg[7][6]/C
                            (falling edge-triggered cell FDRE clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/start_multiply_reg/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.504ns  (logic 0.249ns (49.425%)  route 0.255ns (50.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/CLK
    SLICE_X66Y82         FDRE                                         r  s2mm_inst/ram_B[7].reg_banked_write_addr_B_reg[7][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDRE (Prop_fdre_C_Q)         0.151     5.561 r  s2mm_inst/ram_B[7].reg_banked_write_addr_B_reg[7][6]/Q
                         net (fo=2, routed)           0.072     5.633    s2mm_inst/ram_B[7].reg_banked_write_addr_B_reg[7][6]
    SLICE_X66Y82         LUT6 (Prop_lut6_I5_O)        0.098     5.731 r  s2mm_inst/start_multiply_i_1/O
                         net (fo=1, routed)           0.183     5.914    s2mm_inst/start_multiply_i_1_n_0
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    s2mm_inst/fclk
    SLICE_X66Y83         FDRE                                         r  s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X66Y83         FDRE (Hold_fdre_C_D)         0.063     5.530    s2mm_inst/start_multiply_reg
  -------------------------------------------------------------------
                         required time                         -5.530    
                         arrival time                           5.914    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_7_0_5/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[3].read_ram_B/doutB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.496ns  (logic 0.391ns (78.830%)  route 0.105ns (21.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_7_0_5/WCLK
    SLICE_X58Y88         RAMD32                                       r  s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_7_0_5/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     5.801 r  s2mm_inst/ram_B[3].read_ram_B/mem_reg_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.105     5.906    s2mm_inst/ram_B[3].read_ram_B/doutB0__9[3]
    SLICE_X59Y89         FDRE                                         r  s2mm_inst/ram_B[3].read_ram_B/doutB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    s2mm_inst/ram_B[3].read_ram_B/fclk
    SLICE_X59Y89         FDRE                                         r  s2mm_inst/ram_B[3].read_ram_B/doutB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.054     5.521    s2mm_inst/ram_B[3].read_ram_B/doutB_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.521    
                         arrival time                           5.906    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by mm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2mm_inst/ram_B[1].read_ram_B/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by mm_fclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mm_fclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mm_fclk fall@5.000ns - mm_clk fall@5.000ns)
  Data Path Delay:        0.499ns  (logic 0.389ns (77.991%)  route 0.110ns (22.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 5.432 - 5.000 ) 
    Source Clock Delay      (SCD):    0.410ns = ( 5.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mm_clk fall edge)     5.000     5.000 f  
                                                      0.000     5.000 f  mm_clk (IN)
                         net (fo=850, unset)          0.410     5.410    s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_7_0_5/WCLK
    SLICE_X42Y86         RAMD32                                       r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     5.799 r  s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.110     5.909    s2mm_inst/ram_B[1].read_ram_B/doutB0__7[5]
    SLICE_X42Y87         FDRE                                         r  s2mm_inst/ram_B[1].read_ram_B/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mm_fclk fall edge)    5.000     5.000 f  
                                                      0.000     5.000 f  mm_fclk (IN)
                         net (fo=4370, unset)         0.432     5.432    s2mm_inst/ram_B[1].read_ram_B/fclk
    SLICE_X42Y87         FDRE                                         r  s2mm_inst/ram_B[1].read_ram_B/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.432    
                         clock uncertainty            0.035     5.467    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.056     5.523    s2mm_inst/ram_B[1].read_ram_B/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.523    
                         arrival time                           5.909    
  -------------------------------------------------------------------
                         slack                                  0.386    





