[Inputs]
step_en
clk
reset
busy
bt
=IR_31_26[5:0]=
=IR_5_0[5:0]=
[Outputs]
IRCE
PCCE
ACE
BCE
CCE
MARCE
MDRCE
EDACCE
S1SEL0
S1SEL1
S2SEL0
S2SEL1
DINTSEL
DINT2SEL
MDRSEL
ASEL
ADD
TEST
SHIFT
RIGHT
ITYPE
JLINK
in_init
MR
MW
READ
REQ
GPR_WE
=ALUF[2:0]=
=state[5:0]=
[BiDir]
[ATTRIBUTES]
VeriModel DLX_CTRL

