# circuit-tools

Very WIP

This is a library to parse a verilog file that represents a static boolean circuit.  The circuit can then be layered to evaluate gates in parallel.

The verilog parser and AST code is heavily copied from work that @han0110 did.  Thanks Han!

# License

GPLv3
