RREG32,FUNC_0
VCE_UENC_DMA_DCLK_CTRL__RDDMCLK_FORCEON_MASK,VAR_0
VCE_UENC_DMA_DCLK_CTRL__REGCLK_FORCEON_MASK,VAR_1
VCE_UENC_DMA_DCLK_CTRL__WRDMCLK_FORCEON_MASK,VAR_2
WREG32,FUNC_1
mmVCE_CLOCK_GATING_B,VAR_3
mmVCE_UENC_CLOCK_GATING,VAR_4
mmVCE_UENC_CLOCK_GATING_2,VAR_5
mmVCE_UENC_DMA_DCLK_CTRL,VAR_6
mmVCE_UENC_REG_CLOCK_GATING,VAR_7
vce_v3_0_override_vce_clock_gating,FUNC_2
vce_v3_0_set_vce_sw_clock_gating,FUNC_3
adev,VAR_8
gated,VAR_9
data,VAR_10
