#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563dcc075090 .scope module, "cpu_tb" "cpu_tb" 2 8;
 .timescale -6 -11;
v0x563dcc0acd10_0 .var "clk", 0 0;
o0x7f8f4c6737b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563dcc0acdd0_0 .net "i1", 7 0, o0x7f8f4c6737b8;  0 drivers
o0x7f8f4c6737e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563dcc0ace90_0 .net "i2", 7 0, o0x7f8f4c6737e8;  0 drivers
o0x7f8f4c673818 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563dcc0acf30_0 .net "i3", 7 0, o0x7f8f4c673818;  0 drivers
o0x7f8f4c673848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563dcc0acff0_0 .net "i4", 7 0, o0x7f8f4c673848;  0 drivers
v0x563dcc0ad100_0 .var "ie1", 0 0;
v0x563dcc0ad1a0_0 .var "ie2", 0 0;
v0x563dcc0ad240_0 .var "ie3", 0 0;
v0x563dcc0ad2e0_0 .var "ie4", 0 0;
v0x563dcc0ad4a0_0 .net "o1", 7 0, v0x563dcc0a2420_0;  1 drivers
v0x563dcc0ad560_0 .net "o2", 7 0, v0x563dcc0a2b70_0;  1 drivers
v0x563dcc0ad620_0 .net "o3", 7 0, v0x563dcc0a32b0_0;  1 drivers
v0x563dcc0ad6e0_0 .net "o4", 7 0, v0x563dcc0a3a20_0;  1 drivers
v0x563dcc0ad7a0_0 .var "reset", 0 0;
S_0x563dcc072e10 .scope module, "micpu" "cpu" 2 26, 3 1 0, S_0x563dcc075090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ie1"
    .port_info 3 /INPUT 1 "ie2"
    .port_info 4 /INPUT 1 "ie3"
    .port_info 5 /INPUT 1 "ie4"
    .port_info 6 /OUTPUT 8 "reg1_out"
    .port_info 7 /OUTPUT 8 "reg2_out"
    .port_info 8 /OUTPUT 8 "reg3_out"
    .port_info 9 /OUTPUT 8 "reg4_out"
    .port_info 10 /INPUT 8 "i1"
    .port_info 11 /INPUT 8 "i2"
    .port_info 12 /INPUT 8 "i3"
    .port_info 13 /INPUT 8 "i4"
v0x563dcc0a9c20_0 .net "clk", 0 0, v0x563dcc0acd10_0;  1 drivers
v0x563dcc0ab410_0 .net "i1", 7 0, o0x7f8f4c6737b8;  alias, 0 drivers
v0x563dcc0ab520_0 .net "i2", 7 0, o0x7f8f4c6737e8;  alias, 0 drivers
v0x563dcc0ab610_0 .net "i3", 7 0, o0x7f8f4c673818;  alias, 0 drivers
v0x563dcc0ab720_0 .net "i4", 7 0, o0x7f8f4c673848;  alias, 0 drivers
v0x563dcc0ab880_0 .net "ie1", 0 0, v0x563dcc0ad100_0;  1 drivers
v0x563dcc0ab920_0 .net "ie2", 0 0, v0x563dcc0ad1a0_0;  1 drivers
v0x563dcc0ab9c0_0 .net "ie3", 0 0, v0x563dcc0ad240_0;  1 drivers
v0x563dcc0aba60_0 .net "ie4", 0 0, v0x563dcc0ad2e0_0;  1 drivers
v0x563dcc0abb00_0 .net "op_alu", 2 0, v0x563dcc0aa2e0_0;  1 drivers
v0x563dcc0abbc0_0 .net "opcode", 15 0, L_0x563dcc0c11a0;  1 drivers
v0x563dcc0abc80_0 .net "pop", 0 0, v0x563dcc0aa4c0_0;  1 drivers
v0x563dcc0abd20_0 .net "push", 0 0, v0x563dcc0aa5b0_0;  1 drivers
v0x563dcc0abe10_0 .net "reg1_out", 7 0, v0x563dcc0a2420_0;  alias, 1 drivers
v0x563dcc0abf20_0 .net "reg2_out", 7 0, v0x563dcc0a2b70_0;  alias, 1 drivers
v0x563dcc0ac030_0 .net "reg3_out", 7 0, v0x563dcc0a32b0_0;  alias, 1 drivers
v0x563dcc0ac140_0 .net "reg4_out", 7 0, v0x563dcc0a3a20_0;  alias, 1 drivers
v0x563dcc0ac360_0 .net "reset", 0 0, v0x563dcc0ad7a0_0;  1 drivers
v0x563dcc0ac400_0 .net "s_inc", 0 0, v0x563dcc0aa650_0;  1 drivers
v0x563dcc0ac4a0_0 .net "s_inm", 1 0, v0x563dcc0aa6f0_0;  1 drivers
v0x563dcc0ac560_0 .net "s_out", 0 0, v0x563dcc0aa7e0_0;  1 drivers
v0x563dcc0ac600_0 .net "s_pila", 0 0, v0x563dcc0aa8d0_0;  1 drivers
v0x563dcc0ac6a0_0 .net "s_port", 1 0, v0x563dcc0aa9c0_0;  1 drivers
v0x563dcc0ac760_0 .net "we3", 0 0, v0x563dcc0aaab0_0;  1 drivers
v0x563dcc0ac800_0 .net "we4", 0 0, v0x563dcc0aaba0_0;  1 drivers
v0x563dcc0ac8a0_0 .net "we5", 0 0, v0x563dcc0aac90_0;  1 drivers
v0x563dcc0ac990_0 .net "wez", 0 0, v0x563dcc0aad30_0;  1 drivers
v0x563dcc0aca30_0 .net "z", 0 0, v0x563dcc09c930_0;  1 drivers
S_0x563dcc072070 .scope module, "cd_1" "cd" 3 10, 4 1 0, S_0x563dcc072e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 1 "ie1"
    .port_info 12 /INPUT 1 "ie2"
    .port_info 13 /INPUT 1 "ie3"
    .port_info 14 /INPUT 1 "ie4"
    .port_info 15 /INPUT 2 "s_port"
    .port_info 16 /INPUT 2 "s_inm"
    .port_info 17 /INPUT 3 "op_alu"
    .port_info 18 /OUTPUT 1 "z"
    .port_info 19 /OUTPUT 16 "opcode"
    .port_info 20 /OUTPUT 8 "reg1_out"
    .port_info 21 /OUTPUT 8 "reg2_out"
    .port_info 22 /OUTPUT 8 "reg3_out"
    .port_info 23 /OUTPUT 8 "reg4_out"
    .port_info 24 /INPUT 8 "i1"
    .port_info 25 /INPUT 8 "i2"
    .port_info 26 /INPUT 8 "i3"
    .port_info 27 /INPUT 8 "i4"
L_0x563dcc0c0200 .functor AND 1, v0x563dcc0aac90_0, L_0x563dcc0bf900, C4<1>, C4<1>;
L_0x563dcc0c0270 .functor AND 1, v0x563dcc0aac90_0, L_0x563dcc0bfb20, C4<1>, C4<1>;
o0x7f8f4c674ad8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x563dcc0c0370 .functor AND 1, v0x563dcc0aac90_0, o0x7f8f4c674ad8, C4<1>, C4<1>;
L_0x563dcc0c03e0 .functor AND 1, v0x563dcc0aac90_0, L_0x563dcc0bfe40, C4<1>, C4<1>;
L_0x563dcc0c0cc0 .functor OR 1, v0x563dcc0ad100_0, v0x563dcc0ad1a0_0, C4<0>, C4<0>;
L_0x563dcc0c0d30 .functor OR 1, L_0x563dcc0c0cc0, v0x563dcc0ad240_0, C4<0>, C4<0>;
L_0x563dcc0c0e30 .functor OR 1, L_0x563dcc0c0d30, v0x563dcc0ad2e0_0, C4<0>, C4<0>;
L_0x563dcc0c0ef0 .functor OR 1, v0x563dcc0aa5b0_0, L_0x563dcc0c0e30, C4<0>, C4<0>;
o0x7f8f4c674b08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x563dcc0c1130 .functor AND 1, L_0x563dcc0c1090, o0x7f8f4c674b08, C4<1>, C4<1>;
L_0x563dcc0c11a0 .functor BUFZ 16, L_0x563dcc0adc40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x563dcc0a5cb0_0 .net *"_s30", 0 0, L_0x563dcc0c0cc0;  1 drivers
v0x563dcc0a5d90_0 .net *"_s32", 0 0, L_0x563dcc0c0d30;  1 drivers
v0x563dcc0a5e70_0 .net *"_s39", 0 0, L_0x563dcc0c1090;  1 drivers
v0x563dcc0a5f60_0 .net "alu_to_mux", 7 0, v0x563dcbff1c80_0;  1 drivers
v0x563dcc0a6070_0 .net "and1_to_reg", 0 0, L_0x563dcc0c0200;  1 drivers
v0x563dcc0a6160_0 .net "and2_to_reg", 0 0, L_0x563dcc0c0270;  1 drivers
v0x563dcc0a6200_0 .net "and3_to_reg", 0 0, L_0x563dcc0c0370;  1 drivers
v0x563dcc0a62d0_0 .net "and4_to_reg", 0 0, L_0x563dcc0c03e0;  1 drivers
v0x563dcc0a63a0_0 .net "clk", 0 0, v0x563dcc0acd10_0;  alias, 1 drivers
v0x563dcc0a64d0_0 .net "clk_out", 0 0, v0x563dcc09be20_0;  1 drivers
v0x563dcc0a65a0_0 .net "cod42_0_to_mux7", 0 0, L_0x563dcc0c09d0;  1 drivers
v0x563dcc0a6670_0 .net "cod42_1_to_mux7", 0 0, L_0x563dcc0c0b70;  1 drivers
v0x563dcc0a6740_0 .net "end_to_ie4", 0 0, L_0x563dcc0c1130;  1 drivers
v0x563dcc0a67e0_0 .net "i1", 7 0, o0x7f8f4c6737b8;  alias, 0 drivers
v0x563dcc0a68b0_0 .net "i2", 7 0, o0x7f8f4c6737e8;  alias, 0 drivers
v0x563dcc0a6980_0 .net "i3", 7 0, o0x7f8f4c673818;  alias, 0 drivers
v0x563dcc0a6a50_0 .net "i4", 7 0, o0x7f8f4c673848;  alias, 0 drivers
v0x563dcc0a6c30_0 .net "ie1", 0 0, v0x563dcc0ad100_0;  alias, 1 drivers
v0x563dcc0a6d00_0 .net "ie2", 0 0, v0x563dcc0ad1a0_0;  alias, 1 drivers
v0x563dcc0a6dd0_0 .net "ie3", 0 0, v0x563dcc0ad240_0;  alias, 1 drivers
v0x563dcc0a6ea0_0 .net "ie4", 0 0, v0x563dcc0ad2e0_0;  alias, 1 drivers
v0x563dcc0a6f70_0 .net "input_mux_to_mux", 7 0, v0x563dcc09f310_0;  1 drivers
v0x563dcc0a7010_0 .net "memdat_to_mux", 7 0, L_0x563dcc0bef70;  1 drivers
v0x563dcc0a7100_0 .net "mux3_to_mux6", 9 0, L_0x563dcc0bf070;  1 drivers
v0x563dcc0a71a0_0 .net "mux6_to_pc", 9 0, L_0x563dcc0c04a0;  1 drivers
v0x563dcc0a7290_0 .net "mux7_to_mux6", 9 0, v0x563dcc0a0b10_0;  1 drivers
v0x563dcc0a7380_0 .net "mux_to_mux", 9 0, L_0x563dcc0ad840;  1 drivers
v0x563dcc0a7470_0 .net "mux_to_reg", 7 0, L_0x563dcc0bf6e0;  1 drivers
v0x563dcc0a7510_0 .net "op_alu", 2 0, v0x563dcc0aa2e0_0;  alias, 1 drivers
v0x563dcc0a75b0_0 .net "opcode", 15 0, L_0x563dcc0c11a0;  alias, 1 drivers
v0x563dcc0a7650_0 .net "or_to_mux6", 0 0, L_0x563dcc0c0e30;  1 drivers
v0x563dcc0a76f0_0 .net "or_to_pila", 0 0, L_0x563dcc0c0ef0;  1 drivers
v0x563dcc0a7790_0 .net "pc_to_mem", 9 0, v0x563dcc0a12d0_0;  1 drivers
v0x563dcc0a7830_0 .net "pila_to_mux", 9 0, v0x563dcc0a1a10_0;  1 drivers
v0x563dcc0a7920_0 .net "pop", 0 0, v0x563dcc0aa4c0_0;  alias, 1 drivers
v0x563dcc0a79c0_0 .net "push", 0 0, v0x563dcc0aa5b0_0;  alias, 1 drivers
v0x563dcc0a7a60_0 .net "rd1", 7 0, L_0x563dcc0be0d0;  1 drivers
v0x563dcc0a7b00_0 .net "rd2", 7 0, L_0x563dcc0be820;  1 drivers
v0x563dcc0a7bc0_0 .net "reg1_out", 7 0, v0x563dcc0a2420_0;  alias, 1 drivers
v0x563dcc0a7c80_0 .net "reg2_out", 7 0, v0x563dcc0a2b70_0;  alias, 1 drivers
v0x563dcc0a7d20_0 .net "reg3_out", 7 0, v0x563dcc0a32b0_0;  alias, 1 drivers
v0x563dcc0a7df0_0 .net "reg4_out", 7 0, v0x563dcc0a3a20_0;  alias, 1 drivers
v0x563dcc0a7ec0_0 .net "reg5_to_mux7", 9 0, L_0x563dcc0c0730;  1 drivers
v0x563dcc0a7fb0_0 .net "reg6_to_mux7", 9 0, L_0x563dcc0c07a0;  1 drivers
v0x563dcc0a80c0_0 .net "reg7_to_mux7", 9 0, L_0x563dcc0c0810;  1 drivers
v0x563dcc0a81d0_0 .net "reg8_to_mux7", 9 0, L_0x563dcc0c0880;  1 drivers
v0x563dcc0a82e0_0 .net "reset", 0 0, v0x563dcc0ad7a0_0;  alias, 1 drivers
v0x563dcc0a8380_0 .net "s_inc", 0 0, v0x563dcc0aa650_0;  alias, 1 drivers
v0x563dcc0a8420_0 .net "s_inm", 1 0, v0x563dcc0aa6f0_0;  alias, 1 drivers
v0x563dcc0a84c0_0 .net "s_out", 0 0, v0x563dcc0aa7e0_0;  alias, 1 drivers
v0x563dcc0a8560_0 .net "s_pila", 0 0, v0x563dcc0aa8d0_0;  alias, 1 drivers
v0x563dcc0a8600_0 .net "s_port", 1 0, v0x563dcc0aa9c0_0;  alias, 1 drivers
v0x563dcc0a86d0_0 .net "sal_dec_1", 0 0, L_0x563dcc0bf900;  1 drivers
v0x563dcc0a87a0_0 .net "sal_dec_2", 0 0, L_0x563dcc0bfb20;  1 drivers
v0x563dcc0a8870_0 .net "sal_dec_3", 0 0, o0x7f8f4c674ad8;  0 drivers
v0x563dcc0a8910_0 .net "sal_dec_4", 0 0, L_0x563dcc0bfe40;  1 drivers
v0x563dcc0a89e0_0 .net "sal_del_3", 0 0, L_0x563dcc0bfd30;  1 drivers
v0x563dcc0a8ab0_0 .net "sal_mem_pro", 15 0, L_0x563dcc0adc40;  1 drivers
v0x563dcc0a8b80_0 .net "sal_timer", 0 0, o0x7f8f4c674b08;  0 drivers
v0x563dcc0a8c20_0 .net "sum_to_mux", 9 0, L_0x563dcc0beed0;  1 drivers
v0x563dcc0a8d10_0 .net "wd3", 7 0, v0x563dcc09e1f0_0;  1 drivers
v0x563dcc0a8e00_0 .net "we3", 0 0, v0x563dcc0aaab0_0;  alias, 1 drivers
v0x563dcc0a8ea0_0 .net "we4", 0 0, v0x563dcc0aaba0_0;  alias, 1 drivers
v0x563dcc0a8f40_0 .net "we5", 0 0, v0x563dcc0aac90_0;  alias, 1 drivers
v0x563dcc0a8fe0_0 .net "wez", 0 0, v0x563dcc0aad30_0;  alias, 1 drivers
v0x563dcc0a94c0_0 .net "z", 0 0, v0x563dcc09c930_0;  alias, 1 drivers
v0x563dcc0a9590_0 .net "zalu", 0 0, L_0x563dcc0bee60;  1 drivers
L_0x563dcc0ad9b0 .part L_0x563dcc0adc40, 0, 10;
L_0x563dcc0be9b0 .part L_0x563dcc0adc40, 8, 4;
L_0x563dcc0beae0 .part L_0x563dcc0adc40, 4, 4;
L_0x563dcc0beb80 .part L_0x563dcc0adc40, 0, 4;
L_0x563dcc0bec20 .part L_0x563dcc0adc40, 4, 8;
L_0x563dcc0bf4a0 .part L_0x563dcc0adc40, 0, 12;
L_0x563dcc0bf780 .part L_0x563dcc0adc40, 2, 8;
L_0x563dcc0c0070 .part L_0x563dcc0adc40, 0, 1;
L_0x563dcc0c0160 .part L_0x563dcc0adc40, 1, 1;
L_0x563dcc0c0590 .concat [ 1 1 0 0], L_0x563dcc0c09d0, L_0x563dcc0c0b70;
L_0x563dcc0c1090 .part L_0x563dcc0adc40, 9, 1;
S_0x563dcc06c1a0 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x563dcc0bee60 .functor NOT 1, L_0x563dcc0bed30, C4<0>, C4<0>, C4<0>;
v0x563dcc066450_0 .net *"_s3", 0 0, L_0x563dcc0bed30;  1 drivers
v0x563dcc0584d0_0 .net "a", 7 0, L_0x563dcc0be0d0;  alias, 1 drivers
v0x563dcc0585a0_0 .net "b", 7 0, L_0x563dcc0be820;  alias, 1 drivers
v0x563dcc074b60_0 .net "op_alu", 2 0, v0x563dcc0aa2e0_0;  alias, 1 drivers
v0x563dcbff1c80_0 .var "s", 7 0;
v0x563dcc075ba0_0 .net "y", 7 0, v0x563dcbff1c80_0;  alias, 1 drivers
v0x563dcc0988f0_0 .net "zero", 0 0, L_0x563dcc0bee60;  alias, 1 drivers
E_0x563dcc026e70 .event edge, v0x563dcc074b60_0, v0x563dcc0585a0_0, v0x563dcc0584d0_0;
L_0x563dcc0bed30 .reduce/or v0x563dcbff1c80_0;
S_0x563dcc098a50 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x563dcc098d80_0 .net *"_s0", 31 0, L_0x563dcc0adcb0;  1 drivers
v0x563dcc098e80_0 .net *"_s10", 5 0, L_0x563dcc0bdef0;  1 drivers
L_0x7f8f4c6290f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563dcc098f60_0 .net *"_s13", 1 0, L_0x7f8f4c6290f0;  1 drivers
L_0x7f8f4c629138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563dcc099020_0 .net/2u *"_s14", 7 0, L_0x7f8f4c629138;  1 drivers
v0x563dcc099100_0 .net *"_s18", 31 0, L_0x563dcc0be2a0;  1 drivers
L_0x7f8f4c629180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563dcc099230_0 .net *"_s21", 27 0, L_0x7f8f4c629180;  1 drivers
L_0x7f8f4c6291c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563dcc099310_0 .net/2u *"_s22", 31 0, L_0x7f8f4c6291c8;  1 drivers
v0x563dcc0993f0_0 .net *"_s24", 0 0, L_0x563dcc0be3d0;  1 drivers
v0x563dcc0994b0_0 .net *"_s26", 7 0, L_0x563dcc0be510;  1 drivers
v0x563dcc099590_0 .net *"_s28", 5 0, L_0x563dcc0be600;  1 drivers
L_0x7f8f4c629060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563dcc099670_0 .net *"_s3", 27 0, L_0x7f8f4c629060;  1 drivers
L_0x7f8f4c629210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563dcc099750_0 .net *"_s31", 1 0, L_0x7f8f4c629210;  1 drivers
L_0x7f8f4c629258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563dcc099830_0 .net/2u *"_s32", 7 0, L_0x7f8f4c629258;  1 drivers
L_0x7f8f4c6290a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563dcc099910_0 .net/2u *"_s4", 31 0, L_0x7f8f4c6290a8;  1 drivers
v0x563dcc0999f0_0 .net *"_s6", 0 0, L_0x563dcc0bdd60;  1 drivers
v0x563dcc099ab0_0 .net *"_s8", 7 0, L_0x563dcc0bde50;  1 drivers
v0x563dcc099b90_0 .net "clk", 0 0, v0x563dcc0acd10_0;  alias, 1 drivers
v0x563dcc099c50_0 .net "ra1", 3 0, L_0x563dcc0be9b0;  1 drivers
v0x563dcc099d30_0 .net "ra2", 3 0, L_0x563dcc0beae0;  1 drivers
v0x563dcc099e10_0 .net "rd1", 7 0, L_0x563dcc0be0d0;  alias, 1 drivers
v0x563dcc099ed0_0 .net "rd2", 7 0, L_0x563dcc0be820;  alias, 1 drivers
v0x563dcc099f70 .array "regb", 15 0, 7 0;
v0x563dcc09a010_0 .net "wa3", 3 0, L_0x563dcc0beb80;  1 drivers
v0x563dcc09a0f0_0 .net "wd3", 7 0, v0x563dcc09e1f0_0;  alias, 1 drivers
v0x563dcc09a1d0_0 .net "we3", 0 0, v0x563dcc0aaab0_0;  alias, 1 drivers
E_0x563dcc024180 .event posedge, v0x563dcc099b90_0;
L_0x563dcc0adcb0 .concat [ 4 28 0 0], L_0x563dcc0be9b0, L_0x7f8f4c629060;
L_0x563dcc0bdd60 .cmp/ne 32, L_0x563dcc0adcb0, L_0x7f8f4c6290a8;
L_0x563dcc0bde50 .array/port v0x563dcc099f70, L_0x563dcc0bdef0;
L_0x563dcc0bdef0 .concat [ 4 2 0 0], L_0x563dcc0be9b0, L_0x7f8f4c6290f0;
L_0x563dcc0be0d0 .functor MUXZ 8, L_0x7f8f4c629138, L_0x563dcc0bde50, L_0x563dcc0bdd60, C4<>;
L_0x563dcc0be2a0 .concat [ 4 28 0 0], L_0x563dcc0beae0, L_0x7f8f4c629180;
L_0x563dcc0be3d0 .cmp/ne 32, L_0x563dcc0be2a0, L_0x7f8f4c6291c8;
L_0x563dcc0be510 .array/port v0x563dcc099f70, L_0x563dcc0be600;
L_0x563dcc0be600 .concat [ 4 2 0 0], L_0x563dcc0beae0, L_0x7f8f4c629210;
L_0x563dcc0be820 .functor MUXZ 8, L_0x7f8f4c629258, L_0x563dcc0be510, L_0x563dcc0be3d0, C4<>;
S_0x563dcc09a390 .scope module, "codificador" "codificador42" 4 66, 6 192 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ie1"
    .port_info 1 /INPUT 1 "ie2"
    .port_info 2 /INPUT 1 "ie3"
    .port_info 3 /INPUT 1 "ie4"
    .port_info 4 /OUTPUT 1 "s0"
    .port_info 5 /OUTPUT 1 "s1"
L_0x563dcc0c08f0 .functor OR 1, v0x563dcc0ad1a0_0, v0x563dcc0ad2e0_0, C4<0>, C4<0>;
L_0x563dcc0c0960 .functor NOT 1, v0x563dcc0ad100_0, C4<0>, C4<0>, C4<0>;
L_0x563dcc0c09d0 .functor AND 1, L_0x563dcc0c08f0, L_0x563dcc0c0960, C4<1>, C4<1>;
L_0x563dcc0c0a90 .functor OR 1, v0x563dcc0ad240_0, v0x563dcc0ad2e0_0, C4<0>, C4<0>;
L_0x563dcc0c0b00 .functor NOT 1, v0x563dcc0ad100_0, C4<0>, C4<0>, C4<0>;
L_0x563dcc0c0b70 .functor AND 1, L_0x563dcc0c0a90, L_0x563dcc0c0b00, C4<1>, C4<1>;
v0x563dcc09a5b0_0 .net *"_s0", 0 0, L_0x563dcc0c08f0;  1 drivers
v0x563dcc09a690_0 .net *"_s2", 0 0, L_0x563dcc0c0960;  1 drivers
v0x563dcc09a770_0 .net *"_s6", 0 0, L_0x563dcc0c0a90;  1 drivers
v0x563dcc09a830_0 .net *"_s8", 0 0, L_0x563dcc0c0b00;  1 drivers
v0x563dcc09a910_0 .net "ie1", 0 0, v0x563dcc0ad100_0;  alias, 1 drivers
v0x563dcc09aa20_0 .net "ie2", 0 0, v0x563dcc0ad1a0_0;  alias, 1 drivers
v0x563dcc09aae0_0 .net "ie3", 0 0, v0x563dcc0ad240_0;  alias, 1 drivers
v0x563dcc09aba0_0 .net "ie4", 0 0, v0x563dcc0ad2e0_0;  alias, 1 drivers
v0x563dcc09ac60_0 .net "s0", 0 0, L_0x563dcc0c09d0;  alias, 1 drivers
v0x563dcc09ad20_0 .net "s1", 0 0, L_0x563dcc0c0b70;  alias, 1 drivers
S_0x563dcc09aea0 .scope module, "dec_1" "deco24" 4 44, 6 133 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x563dcc0bf820 .functor NOT 1, L_0x563dcc0c0070, C4<0>, C4<0>, C4<0>;
L_0x563dcc0bf890 .functor NOT 1, L_0x563dcc0c0160, C4<0>, C4<0>, C4<0>;
L_0x563dcc0bf900 .functor AND 1, L_0x563dcc0bf820, L_0x563dcc0bf890, C4<1>, C4<1>;
L_0x563dcc0bfa60 .functor NOT 1, L_0x563dcc0c0160, C4<0>, C4<0>, C4<0>;
L_0x563dcc0bfb20 .functor AND 1, L_0x563dcc0c0070, L_0x563dcc0bfa60, C4<1>, C4<1>;
L_0x563dcc0bfc80 .functor NOT 1, L_0x563dcc0c0070, C4<0>, C4<0>, C4<0>;
L_0x563dcc0bfd30 .functor AND 1, L_0x563dcc0bfc80, L_0x563dcc0c0160, C4<1>, C4<1>;
L_0x563dcc0bfe40 .functor AND 1, L_0x563dcc0c0070, L_0x563dcc0c0160, C4<1>, C4<1>;
v0x563dcc09b0c0_0 .net *"_s0", 0 0, L_0x563dcc0bf820;  1 drivers
v0x563dcc09b1c0_0 .net *"_s10", 0 0, L_0x563dcc0bfc80;  1 drivers
v0x563dcc09b2a0_0 .net *"_s2", 0 0, L_0x563dcc0bf890;  1 drivers
v0x563dcc09b360_0 .net *"_s6", 0 0, L_0x563dcc0bfa60;  1 drivers
v0x563dcc09b440_0 .net "a", 0 0, L_0x563dcc0bf900;  alias, 1 drivers
v0x563dcc09b550_0 .net "b", 0 0, L_0x563dcc0bfb20;  alias, 1 drivers
v0x563dcc09b610_0 .net "c", 0 0, L_0x563dcc0bfd30;  alias, 1 drivers
v0x563dcc09b6d0_0 .net "d", 0 0, L_0x563dcc0bfe40;  alias, 1 drivers
v0x563dcc09b790_0 .net "s0", 0 0, L_0x563dcc0c0070;  1 drivers
v0x563dcc09b850_0 .net "s1", 0 0, L_0x563dcc0c0160;  1 drivers
S_0x563dcc09b9d0 .scope module, "divisor" "Clock_divider" 4 75, 6 199 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 3 "base"
    .port_info 3 /INPUT 6 "umbral"
    .port_info 4 /OUTPUT 1 "clock_out"
L_0x7f8f4c629330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x563dcc09bc60_0 .net "base", 2 0, L_0x7f8f4c629330;  1 drivers
v0x563dcc09bd60_0 .net "clock_in", 0 0, v0x563dcc0acd10_0;  alias, 1 drivers
v0x563dcc09be20_0 .var "clock_out", 0 0;
v0x563dcc09bef0_0 .var "counter", 27 0;
v0x563dcc09bf90_0 .var "divisor", 27 0;
v0x563dcc09c0c0_0 .net "reset", 0 0, v0x563dcc0ad7a0_0;  alias, 1 drivers
v0x563dcc09c180_0 .var "temp", 5 0;
L_0x7f8f4c629378 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x563dcc09c260_0 .net "umbral", 5 0, L_0x7f8f4c629378;  1 drivers
E_0x563dcc082950 .event edge, v0x563dcc09bc60_0;
S_0x563dcc09c3e0 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x563dcc09c670_0 .net "carga", 0 0, v0x563dcc0aad30_0;  alias, 1 drivers
v0x563dcc09c750_0 .net "clk", 0 0, v0x563dcc0acd10_0;  alias, 1 drivers
v0x563dcc09c860_0 .net "d", 0 0, L_0x563dcc0bee60;  alias, 1 drivers
v0x563dcc09c930_0 .var "q", 0 0;
v0x563dcc09c9d0_0 .net "reset", 0 0, v0x563dcc0ad7a0_0;  alias, 1 drivers
E_0x563dcc082720 .event posedge, v0x563dcc09c0c0_0, v0x563dcc099b90_0;
S_0x563dcc09cb30 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x563dcc0adc40 .functor BUFZ 16, L_0x563dcc0ada50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x563dcc09cd70_0 .net *"_s0", 15 0, L_0x563dcc0ada50;  1 drivers
v0x563dcc09ce70_0 .net *"_s2", 11 0, L_0x563dcc0adb10;  1 drivers
L_0x7f8f4c629018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563dcc09cf50_0 .net *"_s5", 1 0, L_0x7f8f4c629018;  1 drivers
v0x563dcc09d010_0 .net "a", 9 0, v0x563dcc0a12d0_0;  alias, 1 drivers
v0x563dcc09d0f0_0 .net "clk", 0 0, v0x563dcc0acd10_0;  alias, 1 drivers
v0x563dcc09d1e0 .array "mem", 1023 0, 15 0;
v0x563dcc09d2a0_0 .net "rd", 15 0, L_0x563dcc0adc40;  alias, 1 drivers
L_0x563dcc0ada50 .array/port v0x563dcc09d1e0, L_0x563dcc0adb10;
L_0x563dcc0adb10 .concat [ 10 2 0 0], v0x563dcc0a12d0_0, L_0x7f8f4c629018;
S_0x563dcc09d400 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x563dcc09d5d0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x563dcc09d6a0_0 .net "d0", 9 0, L_0x563dcc0ad9b0;  1 drivers
v0x563dcc09d780_0 .net "d1", 9 0, L_0x563dcc0beed0;  alias, 1 drivers
v0x563dcc09d860_0 .net "s", 0 0, v0x563dcc0aa650_0;  alias, 1 drivers
v0x563dcc09d930_0 .net "y", 9 0, L_0x563dcc0ad840;  alias, 1 drivers
L_0x563dcc0ad840 .functor MUXZ 10, L_0x563dcc0ad9b0, L_0x563dcc0beed0, v0x563dcc0aa650_0, C4<>;
S_0x563dcc09dac0 .scope module, "mux_2" "mux41" 4 17, 6 121 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x563dcc09bb50 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x563dcc09de50_0 .net "a", 7 0, v0x563dcbff1c80_0;  alias, 1 drivers
v0x563dcc09df60_0 .net "b", 7 0, L_0x563dcc0bec20;  1 drivers
v0x563dcc09e020_0 .net "c", 7 0, L_0x563dcc0bef70;  alias, 1 drivers
v0x563dcc09e110_0 .net "d", 7 0, v0x563dcc09f310_0;  alias, 1 drivers
v0x563dcc09e1f0_0 .var "out", 7 0;
v0x563dcc09e300_0 .net "s", 1 0, v0x563dcc0aa6f0_0;  alias, 1 drivers
E_0x563dcc09ddc0/0 .event edge, v0x563dcc09e300_0, v0x563dcc09e110_0, v0x563dcc09e020_0, v0x563dcc09df60_0;
E_0x563dcc09ddc0/1 .event edge, v0x563dcc075ba0_0;
E_0x563dcc09ddc0 .event/or E_0x563dcc09ddc0/0, E_0x563dcc09ddc0/1;
S_0x563dcc09e4c0 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x563dcc09e690 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x563dcc09e790_0 .net "d0", 9 0, L_0x563dcc0ad840;  alias, 1 drivers
v0x563dcc09e8a0_0 .net "d1", 9 0, v0x563dcc0a1a10_0;  alias, 1 drivers
v0x563dcc09e960_0 .net "s", 0 0, v0x563dcc0aa8d0_0;  alias, 1 drivers
v0x563dcc09ea30_0 .net "y", 9 0, L_0x563dcc0bf070;  alias, 1 drivers
L_0x563dcc0bf070 .functor MUXZ 10, L_0x563dcc0ad840, v0x563dcc0a1a10_0, v0x563dcc0aa8d0_0, C4<>;
S_0x563dcc09ebc0 .scope module, "mux_4" "mux41" 4 32, 6 121 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x563dcc09ed90 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x563dcc09ef60_0 .net "a", 7 0, o0x7f8f4c6737b8;  alias, 0 drivers
v0x563dcc09f060_0 .net "b", 7 0, o0x7f8f4c6737e8;  alias, 0 drivers
v0x563dcc09f140_0 .net "c", 7 0, o0x7f8f4c673818;  alias, 0 drivers
v0x563dcc09f230_0 .net "d", 7 0, o0x7f8f4c673848;  alias, 0 drivers
v0x563dcc09f310_0 .var "out", 7 0;
v0x563dcc09f420_0 .net "s", 1 0, v0x563dcc0aa9c0_0;  alias, 1 drivers
E_0x563dcc09eed0/0 .event edge, v0x563dcc09f420_0, v0x563dcc09f230_0, v0x563dcc09f140_0, v0x563dcc09f060_0;
E_0x563dcc09eed0/1 .event edge, v0x563dcc09ef60_0;
E_0x563dcc09eed0 .event/or E_0x563dcc09eed0/0, E_0x563dcc09eed0/1;
S_0x563dcc09f5e0 .scope module, "mux_5" "mux2" 4 34, 6 50 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x563dcc09f7b0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x563dcc09f8b0_0 .net "d0", 7 0, L_0x563dcc0be820;  alias, 1 drivers
v0x563dcc09f9e0_0 .net "d1", 7 0, L_0x563dcc0bf780;  1 drivers
v0x563dcc09fac0_0 .net "s", 0 0, v0x563dcc0aa7e0_0;  alias, 1 drivers
v0x563dcc09fb60_0 .net "y", 7 0, L_0x563dcc0bf6e0;  alias, 1 drivers
L_0x563dcc0bf6e0 .functor MUXZ 8, L_0x563dcc0be820, L_0x563dcc0bf780, v0x563dcc0aa7e0_0, C4<>;
S_0x563dcc09fcf0 .scope module, "mux_6" "mux2" 4 54, 6 50 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x563dcc09fec0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x563dcc09ff90_0 .net "d0", 9 0, L_0x563dcc0bf070;  alias, 1 drivers
v0x563dcc0a00a0_0 .net "d1", 9 0, v0x563dcc0a0b10_0;  alias, 1 drivers
v0x563dcc0a0160_0 .net "s", 0 0, L_0x563dcc0c0e30;  alias, 1 drivers
v0x563dcc0a0230_0 .net "y", 9 0, L_0x563dcc0c04a0;  alias, 1 drivers
L_0x563dcc0c04a0 .functor MUXZ 10, L_0x563dcc0bf070, v0x563dcc0a0b10_0, L_0x563dcc0c0e30, C4<>;
S_0x563dcc0a03c0 .scope module, "mux_7" "mux41" 4 56, 6 121 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /INPUT 10 "c"
    .port_info 3 /INPUT 10 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 10 "out"
P_0x563dcc0a0590 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001010>;
v0x563dcc0a0760_0 .net "a", 9 0, L_0x563dcc0c0730;  alias, 1 drivers
v0x563dcc0a0860_0 .net "b", 9 0, L_0x563dcc0c07a0;  alias, 1 drivers
v0x563dcc0a0940_0 .net "c", 9 0, L_0x563dcc0c0810;  alias, 1 drivers
v0x563dcc0a0a30_0 .net "d", 9 0, L_0x563dcc0c0880;  alias, 1 drivers
v0x563dcc0a0b10_0 .var "out", 9 0;
v0x563dcc0a0c20_0 .net "s", 1 0, L_0x563dcc0c0590;  1 drivers
E_0x563dcc0a06d0/0 .event edge, v0x563dcc0a0c20_0, v0x563dcc0a0a30_0, v0x563dcc0a0940_0, v0x563dcc0a0860_0;
E_0x563dcc0a06d0/1 .event edge, v0x563dcc0a0760_0;
E_0x563dcc0a06d0 .event/or E_0x563dcc0a06d0/0, E_0x563dcc0a06d0/1;
S_0x563dcc0a0de0 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x563dcc0a0fb0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x563dcc0a1120_0 .net "clk", 0 0, v0x563dcc0acd10_0;  alias, 1 drivers
v0x563dcc0a11e0_0 .net "d", 9 0, L_0x563dcc0c04a0;  alias, 1 drivers
v0x563dcc0a12d0_0 .var "q", 9 0;
v0x563dcc0a13d0_0 .net "reset", 0 0, v0x563dcc0ad7a0_0;  alias, 1 drivers
S_0x563dcc0a14b0 .scope module, "pila1" "pila" 4 28, 6 72 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x563dcc0a17a0_0 .net "clk", 0 0, v0x563dcc0acd10_0;  alias, 1 drivers
v0x563dcc0a1860_0 .net "inpush", 9 0, L_0x563dcc0bf070;  alias, 1 drivers
v0x563dcc0a1970 .array "mem", 7 0, 9 0;
v0x563dcc0a1a10_0 .var "outpop", 9 0;
v0x563dcc0a1ad0_0 .net "pop", 0 0, v0x563dcc0aa4c0_0;  alias, 1 drivers
v0x563dcc0a1bc0_0 .net "push", 0 0, L_0x563dcc0c0ef0;  alias, 1 drivers
v0x563dcc0a1c80_0 .net "reset", 0 0, v0x563dcc0ad7a0_0;  alias, 1 drivers
v0x563dcc0a1d20_0 .var "sp", 2 0;
E_0x563dcc0a1720/0 .event edge, v0x563dcc0a1ad0_0, v0x563dcc0a1bc0_0;
E_0x563dcc0a1720/1 .event posedge, v0x563dcc09c0c0_0;
E_0x563dcc0a1720 .event/or E_0x563dcc0a1720/0, E_0x563dcc0a1720/1;
S_0x563dcc0a1f00 .scope module, "reg1" "registro_mod" 4 36, 6 140 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x563dcc0a20d0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x563dcc0a2250_0 .net "clk", 0 0, L_0x563dcc0c0200;  alias, 1 drivers
v0x563dcc0a2330_0 .net "d", 7 0, L_0x563dcc0bf6e0;  alias, 1 drivers
v0x563dcc0a2420_0 .var "q", 7 0;
v0x563dcc0a24f0_0 .net "reset", 0 0, v0x563dcc0ad7a0_0;  alias, 1 drivers
E_0x563dcc09dce0/0 .event negedge, v0x563dcc0a2250_0;
E_0x563dcc09dce0/1 .event posedge, v0x563dcc09c0c0_0;
E_0x563dcc09dce0 .event/or E_0x563dcc09dce0/0, E_0x563dcc09dce0/1;
S_0x563dcc0a2640 .scope module, "reg2" "registro_mod" 4 38, 6 140 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x563dcc0a27c0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x563dcc0a2980_0 .net "clk", 0 0, L_0x563dcc0c0270;  alias, 1 drivers
v0x563dcc0a2a60_0 .net "d", 7 0, L_0x563dcc0bf6e0;  alias, 1 drivers
v0x563dcc0a2b70_0 .var "q", 7 0;
v0x563dcc0a2c30_0 .net "reset", 0 0, v0x563dcc0ad7a0_0;  alias, 1 drivers
E_0x563dcc0a2900/0 .event negedge, v0x563dcc0a2980_0;
E_0x563dcc0a2900/1 .event posedge, v0x563dcc09c0c0_0;
E_0x563dcc0a2900 .event/or E_0x563dcc0a2900/0, E_0x563dcc0a2900/1;
S_0x563dcc0a2d80 .scope module, "reg3" "registro_mod" 4 40, 6 140 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x563dcc0a2f50 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x563dcc0a3110_0 .net "clk", 0 0, L_0x563dcc0c0370;  alias, 1 drivers
v0x563dcc0a31f0_0 .net "d", 7 0, L_0x563dcc0bf6e0;  alias, 1 drivers
v0x563dcc0a32b0_0 .var "q", 7 0;
v0x563dcc0a33a0_0 .net "reset", 0 0, v0x563dcc0ad7a0_0;  alias, 1 drivers
E_0x563dcc0a3090/0 .event negedge, v0x563dcc0a3110_0;
E_0x563dcc0a3090/1 .event posedge, v0x563dcc09c0c0_0;
E_0x563dcc0a3090 .event/or E_0x563dcc0a3090/0, E_0x563dcc0a3090/1;
S_0x563dcc0a34f0 .scope module, "reg4" "registro_mod" 4 42, 6 140 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x563dcc0a36c0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x563dcc0a3880_0 .net "clk", 0 0, L_0x563dcc0c03e0;  alias, 1 drivers
v0x563dcc0a3960_0 .net "d", 7 0, L_0x563dcc0bf6e0;  alias, 1 drivers
v0x563dcc0a3a20_0 .var "q", 7 0;
v0x563dcc0a3b10_0 .net "reset", 0 0, v0x563dcc0ad7a0_0;  alias, 1 drivers
E_0x563dcc0a3800/0 .event negedge, v0x563dcc0a3880_0;
E_0x563dcc0a3800/1 .event posedge, v0x563dcc09c0c0_0;
E_0x563dcc0a3800 .event/or E_0x563dcc0a3800/0, E_0x563dcc0a3800/1;
S_0x563dcc0a3c60 .scope module, "reg_int_1" "reg_int_1" 4 58, 6 151 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x563dcc0c0730 .functor BUFZ 10, v0x563dcc0a3e20_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x563dcc0a3e20_0 .var "reg_dat", 9 0;
v0x563dcc0a3f20_0 .net "s", 9 0, L_0x563dcc0c0730;  alias, 1 drivers
S_0x563dcc0a4000 .scope module, "reg_int_2" "reg_int_2" 4 60, 6 161 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x563dcc0c07a0 .functor BUFZ 10, v0x563dcc0a41f0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x563dcc0a41f0_0 .var "reg_dat", 9 0;
v0x563dcc0a42f0_0 .net "s", 9 0, L_0x563dcc0c07a0;  alias, 1 drivers
S_0x563dcc0a4400 .scope module, "reg_int_3" "reg_int_3" 4 62, 6 172 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x563dcc0c0810 .functor BUFZ 10, v0x563dcc0a45f0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x563dcc0a45f0_0 .var "reg_dat", 9 0;
v0x563dcc0a46f0_0 .net "s", 9 0, L_0x563dcc0c0810;  alias, 1 drivers
S_0x563dcc0a4800 .scope module, "reg_int_4" "reg_int_4" 4 64, 6 182 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x563dcc0c0880 .functor BUFZ 10, v0x563dcc0a49f0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x563dcc0a49f0_0 .var "reg_dat", 9 0;
v0x563dcc0a4af0_0 .net "s", 9 0, L_0x563dcc0c0880;  alias, 1 drivers
S_0x563dcc0a4c00 .scope module, "regpro1" "regprog" 4 30, 6 101 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x563dcc0bef70 .functor BUFZ 8, L_0x563dcc0bf2c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x563dcc0a4e80_0 .net *"_s0", 7 0, L_0x563dcc0bf2c0;  1 drivers
v0x563dcc0a4f60_0 .net *"_s3", 7 0, L_0x563dcc0bf360;  1 drivers
v0x563dcc0a5040_0 .net *"_s4", 9 0, L_0x563dcc0bf400;  1 drivers
L_0x7f8f4c6292e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563dcc0a5130_0 .net *"_s7", 1 0, L_0x7f8f4c6292e8;  1 drivers
v0x563dcc0a5210_0 .net "clk", 0 0, v0x563dcc0acd10_0;  alias, 1 drivers
v0x563dcc0a5300_0 .net "rd", 7 0, L_0x563dcc0bef70;  alias, 1 drivers
v0x563dcc0a53c0 .array "regb", 255 0, 7 0;
v0x563dcc0a5460_0 .net "wd", 7 0, L_0x563dcc0be0d0;  alias, 1 drivers
v0x563dcc0a5570_0 .net "we4", 0 0, v0x563dcc0aaba0_0;  alias, 1 drivers
v0x563dcc0a5630_0 .net "wra", 11 0, L_0x563dcc0bf4a0;  1 drivers
L_0x563dcc0bf2c0 .array/port v0x563dcc0a53c0, L_0x563dcc0bf400;
L_0x563dcc0bf360 .part L_0x563dcc0bf4a0, 4, 8;
L_0x563dcc0bf400 .concat [ 8 2 0 0], L_0x563dcc0bf360, L_0x7f8f4c6292e8;
S_0x563dcc0a57b0 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x563dcc072070;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x563dcc0a59a0_0 .net "a", 9 0, v0x563dcc0a12d0_0;  alias, 1 drivers
L_0x7f8f4c6292a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x563dcc0a5ad0_0 .net "b", 9 0, L_0x7f8f4c6292a0;  1 drivers
v0x563dcc0a5bb0_0 .net "y", 9 0, L_0x563dcc0beed0;  alias, 1 drivers
L_0x563dcc0beed0 .arith/sum 10, v0x563dcc0a12d0_0, L_0x7f8f4c6292a0;
S_0x563dcc0a9a30 .scope module, "uc_1" "uc" 3 11, 8 1 0, S_0x563dcc072e10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 2 "s_port"
    .port_info 12 /OUTPUT 2 "s_inm"
    .port_info 13 /OUTPUT 3 "op_alu"
    .port_info 14 /INPUT 1 "ie1"
    .port_info 15 /INPUT 1 "ie2"
    .port_info 16 /INPUT 1 "ie3"
    .port_info 17 /INPUT 1 "ie4"
v0x563dcc0a9ee0_0 .net "ie1", 0 0, v0x563dcc0ad100_0;  alias, 1 drivers
v0x563dcc0a9ff0_0 .net "ie2", 0 0, v0x563dcc0ad1a0_0;  alias, 1 drivers
v0x563dcc0aa100_0 .net "ie3", 0 0, v0x563dcc0ad240_0;  alias, 1 drivers
v0x563dcc0aa1f0_0 .net "ie4", 0 0, v0x563dcc0ad2e0_0;  alias, 1 drivers
v0x563dcc0aa2e0_0 .var "op_alu", 2 0;
v0x563dcc0aa420_0 .net "opcode", 15 0, L_0x563dcc0c11a0;  alias, 1 drivers
v0x563dcc0aa4c0_0 .var "pop", 0 0;
v0x563dcc0aa5b0_0 .var "push", 0 0;
v0x563dcc0aa650_0 .var "s_inc", 0 0;
v0x563dcc0aa6f0_0 .var "s_inm", 1 0;
v0x563dcc0aa7e0_0 .var "s_out", 0 0;
v0x563dcc0aa8d0_0 .var "s_pila", 0 0;
v0x563dcc0aa9c0_0 .var "s_port", 1 0;
v0x563dcc0aaab0_0 .var "we3", 0 0;
v0x563dcc0aaba0_0 .var "we4", 0 0;
v0x563dcc0aac90_0 .var "we5", 0 0;
v0x563dcc0aad30_0 .var "wez", 0 0;
v0x563dcc0aaf30_0 .net "z", 0 0, v0x563dcc09c930_0;  alias, 1 drivers
E_0x563dcc0a9e80 .event edge, v0x563dcc0a75b0_0;
    .scope S_0x563dcc0a0de0;
T_0 ;
    %wait E_0x563dcc082720;
    %load/vec4 v0x563dcc0a13d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563dcc0a12d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563dcc0a11e0_0;
    %assign/vec4 v0x563dcc0a12d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563dcc09cb30;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x563dcc09d1e0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x563dcc098a50;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x563dcc099f70 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x563dcc098a50;
T_3 ;
    %wait E_0x563dcc024180;
    %load/vec4 v0x563dcc09a1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x563dcc09a0f0_0;
    %load/vec4 v0x563dcc09a010_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563dcc099f70, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563dcc09dac0;
T_4 ;
    %wait E_0x563dcc09ddc0;
    %load/vec4 v0x563dcc09e300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x563dcc09de50_0;
    %assign/vec4 v0x563dcc09e1f0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x563dcc09df60_0;
    %assign/vec4 v0x563dcc09e1f0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x563dcc09e020_0;
    %assign/vec4 v0x563dcc09e1f0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x563dcc09e110_0;
    %assign/vec4 v0x563dcc09e1f0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563dcc06c1a0;
T_5 ;
    %wait E_0x563dcc026e70;
    %load/vec4 v0x563dcc074b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x563dcbff1c80_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x563dcc0584d0_0;
    %store/vec4 v0x563dcbff1c80_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x563dcc0584d0_0;
    %inv;
    %store/vec4 v0x563dcbff1c80_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x563dcc0584d0_0;
    %load/vec4 v0x563dcc0585a0_0;
    %add;
    %store/vec4 v0x563dcbff1c80_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x563dcc0584d0_0;
    %load/vec4 v0x563dcc0585a0_0;
    %sub;
    %store/vec4 v0x563dcbff1c80_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x563dcc0584d0_0;
    %load/vec4 v0x563dcc0585a0_0;
    %and;
    %store/vec4 v0x563dcbff1c80_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x563dcc0584d0_0;
    %load/vec4 v0x563dcc0585a0_0;
    %or;
    %store/vec4 v0x563dcbff1c80_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x563dcc0584d0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x563dcbff1c80_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x563dcc0585a0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x563dcbff1c80_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x563dcc09c3e0;
T_6 ;
    %wait E_0x563dcc082720;
    %load/vec4 v0x563dcc09c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563dcc09c930_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x563dcc09c670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x563dcc09c860_0;
    %assign/vec4 v0x563dcc09c930_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x563dcc0a14b0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0a1d20_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x563dcc0a14b0;
T_8 ;
    %wait E_0x563dcc0a1720;
    %load/vec4 v0x563dcc0a1c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0a1d20_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x563dcc0a1bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x563dcc0a1860_0;
    %load/vec4 v0x563dcc0a1d20_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x563dcc0a1970, 4, 0;
    %load/vec4 v0x563dcc0a1d20_0;
    %addi 1, 0, 3;
    %store/vec4 v0x563dcc0a1d20_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x563dcc0a1a10_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x563dcc0a1ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x563dcc0a1d20_0;
    %subi 1, 0, 3;
    %store/vec4 v0x563dcc0a1d20_0, 0, 3;
    %load/vec4 v0x563dcc0a1d20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x563dcc0a1970, 4;
    %store/vec4 v0x563dcc0a1a10_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563dcc0a4c00;
T_9 ;
    %vpi_call 6 111 "$readmemb", "regdata.dat", v0x563dcc0a53c0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x563dcc0a4c00;
T_10 ;
    %wait E_0x563dcc024180;
    %load/vec4 v0x563dcc0a5570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x563dcc0a5460_0;
    %load/vec4 v0x563dcc0a5630_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563dcc0a53c0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563dcc09ebc0;
T_11 ;
    %wait E_0x563dcc09eed0;
    %load/vec4 v0x563dcc09f420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x563dcc09ef60_0;
    %assign/vec4 v0x563dcc09f310_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x563dcc09f060_0;
    %assign/vec4 v0x563dcc09f310_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x563dcc09f140_0;
    %assign/vec4 v0x563dcc09f310_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x563dcc09f230_0;
    %assign/vec4 v0x563dcc09f310_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x563dcc0a1f00;
T_12 ;
    %wait E_0x563dcc09dce0;
    %load/vec4 v0x563dcc0a24f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563dcc0a2420_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x563dcc0a2330_0;
    %assign/vec4 v0x563dcc0a2420_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x563dcc0a2640;
T_13 ;
    %wait E_0x563dcc0a2900;
    %load/vec4 v0x563dcc0a2c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563dcc0a2b70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x563dcc0a2a60_0;
    %assign/vec4 v0x563dcc0a2b70_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x563dcc0a2d80;
T_14 ;
    %wait E_0x563dcc0a3090;
    %load/vec4 v0x563dcc0a33a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563dcc0a32b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x563dcc0a31f0_0;
    %assign/vec4 v0x563dcc0a32b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x563dcc0a34f0;
T_15 ;
    %wait E_0x563dcc0a3800;
    %load/vec4 v0x563dcc0a3b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563dcc0a3a20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x563dcc0a3960_0;
    %assign/vec4 v0x563dcc0a3a20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x563dcc0a03c0;
T_16 ;
    %wait E_0x563dcc0a06d0;
    %load/vec4 v0x563dcc0a0c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x563dcc0a0760_0;
    %assign/vec4 v0x563dcc0a0b10_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x563dcc0a0860_0;
    %assign/vec4 v0x563dcc0a0b10_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x563dcc0a0940_0;
    %assign/vec4 v0x563dcc0a0b10_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x563dcc0a0a30_0;
    %assign/vec4 v0x563dcc0a0b10_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x563dcc0a3c60;
T_17 ;
    %pushi/vec4 1019, 0, 10;
    %store/vec4 v0x563dcc0a3e20_0, 0, 10;
    %end;
    .thread T_17;
    .scope S_0x563dcc0a4000;
T_18 ;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v0x563dcc0a41f0_0, 0, 10;
    %end;
    .thread T_18;
    .scope S_0x563dcc0a4400;
T_19 ;
    %pushi/vec4 1021, 0, 10;
    %store/vec4 v0x563dcc0a45f0_0, 0, 10;
    %end;
    .thread T_19;
    .scope S_0x563dcc0a4800;
T_20 ;
    %pushi/vec4 1020, 0, 10;
    %store/vec4 v0x563dcc0a49f0_0, 0, 10;
    %end;
    .thread T_20;
    .scope S_0x563dcc09b9d0;
T_21 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x563dcc09bef0_0, 0, 28;
    %end;
    .thread T_21;
    .scope S_0x563dcc09b9d0;
T_22 ;
    %wait E_0x563dcc082950;
    %load/vec4 v0x563dcc09bc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.6;
T_22.0 ;
    %pushi/vec4 20, 0, 28;
    %store/vec4 v0x563dcc09bf90_0, 0, 28;
    %jmp T_22.6;
T_22.1 ;
    %pushi/vec4 200, 0, 28;
    %store/vec4 v0x563dcc09bf90_0, 0, 28;
    %jmp T_22.6;
T_22.2 ;
    %pushi/vec4 2000, 0, 28;
    %store/vec4 v0x563dcc09bf90_0, 0, 28;
    %jmp T_22.6;
T_22.3 ;
    %pushi/vec4 20000, 0, 28;
    %store/vec4 v0x563dcc09bf90_0, 0, 28;
    %jmp T_22.6;
T_22.4 ;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x563dcc09b9d0;
T_23 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x563dcc09c180_0, 0, 6;
    %end;
    .thread T_23;
    .scope S_0x563dcc09b9d0;
T_24 ;
    %wait E_0x563dcc024180;
    %load/vec4 v0x563dcc09bef0_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x563dcc09bef0_0, 0;
    %load/vec4 v0x563dcc09bef0_0;
    %pad/u 32;
    %load/vec4 v0x563dcc09bf90_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc09be20_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc09be20_0, 0, 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x563dcc0a9a30;
T_25 ;
    %wait E_0x563dcc0a9e80;
    %load/vec4 v0x563dcc0aa420_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_25.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_25.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_25.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_25.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_25.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_25.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_25.6, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/z;
    %jmp/1 T_25.7, 4;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/z;
    %jmp/1 T_25.8, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_25.9, 4;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/z;
    %jmp/1 T_25.10, 4;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/z;
    %jmp/1 T_25.11, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_25.12, 4;
    %jmp T_25.14;
T_25.0 ;
    %load/vec4 v0x563dcc0aa420_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %jmp T_25.14;
T_25.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %jmp T_25.14;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %jmp T_25.14;
T_25.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %load/vec4 v0x563dcc0aaf30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %jmp T_25.16;
T_25.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
T_25.16 ;
    %jmp T_25.14;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %load/vec4 v0x563dcc0aaf30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %jmp T_25.18;
T_25.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
T_25.18 ;
    %jmp T_25.14;
T_25.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %jmp T_25.14;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %jmp T_25.14;
T_25.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %load/vec4 v0x563dcc0aa420_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %jmp T_25.14;
T_25.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %jmp T_25.14;
T_25.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %jmp T_25.14;
T_25.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %jmp T_25.14;
T_25.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %jmp T_25.14;
T_25.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aaab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aaba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aac90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aad30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa8d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa9c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0aa7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0aa650_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563dcc0aa6f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563dcc0aa2e0_0, 0, 3;
    %jmp T_25.14;
T_25.14 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x563dcc075090;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0acd10_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0acd10_0, 0, 1;
    %delay 2500000, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x563dcc075090;
T_27 ;
    %vpi_call 2 30 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563dcc0ad7a0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0ad7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0ad100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0ad1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0ad240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563dcc0ad2e0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x563dcc075090;
T_28 ;
    %delay 2848207360, 465;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
