// Seed: 2416564595
module module_0 #(
    parameter id_13 = 32'd3,
    parameter id_16 = 32'd53,
    parameter id_27 = 32'd33,
    parameter id_32 = 32'd7,
    parameter id_4  = 32'd59
) (
    output tri1  id_0,
    input  uwire id_1
);
  logic [7:0]
      id_3,
      _id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      _id_13,
      id_14,
      id_15,
      _id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      _id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      _id_32,
      id_33,
      id_34,
      id_35;
  assign module_1.id_4 = 0;
  wire [id_16  ==  -1 : id_32] id_36;
  parameter id_37 = -1'b0;
  logic id_38;
endmodule
module module_1 #(
    parameter id_1 = 32'd68
) (
    input wire id_0,
    input supply1 _id_1,
    output supply0 id_2
    , id_7,
    input supply0 id_3,
    input supply1 id_4,
    input wor id_5
);
  module_0 modCall_1 (
      id_2,
      id_0
  );
  wire [id_1 : -1  -  -1 'b0] id_8;
endmodule
