// Seed: 263731261
module module_0 (
    output supply0 id_0,
    output supply1 id_1
    , id_3
);
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri0 id_5
    , id_10,
    output wor id_6,
    input uwire id_7,
    input wor id_8
);
  module_0 modCall_1 (
      id_6,
      id_0
  );
endmodule
module module_0 (
    id_1,
    id_2,
    module_2,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  assign module_0.id_0 = 0;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  timeprecision 1ps;
endmodule
