// Seed: 2707380030
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_4, id_5;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    output tri  id_2
);
  function id_4;
    input id_5;
    input id_6;
    case (id_5)
      id_5: id_5 = id_6 & id_5;
      1: id_4 = 1'b0;
      id_6: id_4 = id_0;
      default:
      if (!(id_5)) id_5 = 1'b0;
      else if (id_5) begin
        deassign id_6;
        $display(1, 1, id_5, 1, id_6, id_0, 1);
      end else id_4 = 1;
    endcase
  endfunction
  wire id_8;
  module_0(
      id_8, id_8, id_8
  );
endmodule
