/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 184 208 352 224)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "CLK" (rect 5 0 33 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 536 208 712 224)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "Y" (rect 90 0 98 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 384 184 512 264)
	(text "divider_generic" (rect 5 0 104 15)(font "Arial" ))
	(text "inst" (rect 8 64 31 79)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 28 15)(font "Arial" ))
		(text "CLK" (rect 21 27 49 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 128 32)
		(output)
		(text "q" (rect 0 0 8 15)(font "Arial" ))
		(text "q" (rect 101 27 109 42)(font "Arial" ))
		(line (pt 128 32)(pt 112 32))
	)
	(parameter
		"DIVISOR"
		"500"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 112 64))
	)
	(annotation_block (parameter)(rect 512 152 722 184))
)
(connector
	(pt 384 216)
	(pt 352 216)
)
(connector
	(pt 512 216)
	(pt 536 216)
)
(text "Maximum frequency of CLK on DE2 is 200 MHz" (rect 256 96 748 119)(font "Arial" (color 255 0 0)(font_size 12)))
(text " Published under GNU General Public License" (rect 136 344 584 366)(font "Times New Roman" (font_size 12)(italic)))
(text "* Educational Library * that highlights design principles of circuits" (rect 120 296 772 318)(font "Times New Roman" (font_size 12)(italic)))
(text "Richard Susta, CTU-FEE Prague, Dept. of Control Eng. " (rect 136 320 677 342)(font "Times New Roman" (font_size 12)(italic)))
(rectangle (rect 112 288 824 368)(color 0 85 0)(line_width 2))
