// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_bundle_2_AWVALID,
        m_axi_bundle_2_AWREADY,
        m_axi_bundle_2_AWADDR,
        m_axi_bundle_2_AWID,
        m_axi_bundle_2_AWLEN,
        m_axi_bundle_2_AWSIZE,
        m_axi_bundle_2_AWBURST,
        m_axi_bundle_2_AWLOCK,
        m_axi_bundle_2_AWCACHE,
        m_axi_bundle_2_AWPROT,
        m_axi_bundle_2_AWQOS,
        m_axi_bundle_2_AWREGION,
        m_axi_bundle_2_AWUSER,
        m_axi_bundle_2_WVALID,
        m_axi_bundle_2_WREADY,
        m_axi_bundle_2_WDATA,
        m_axi_bundle_2_WSTRB,
        m_axi_bundle_2_WLAST,
        m_axi_bundle_2_WID,
        m_axi_bundle_2_WUSER,
        m_axi_bundle_2_ARVALID,
        m_axi_bundle_2_ARREADY,
        m_axi_bundle_2_ARADDR,
        m_axi_bundle_2_ARID,
        m_axi_bundle_2_ARLEN,
        m_axi_bundle_2_ARSIZE,
        m_axi_bundle_2_ARBURST,
        m_axi_bundle_2_ARLOCK,
        m_axi_bundle_2_ARCACHE,
        m_axi_bundle_2_ARPROT,
        m_axi_bundle_2_ARQOS,
        m_axi_bundle_2_ARREGION,
        m_axi_bundle_2_ARUSER,
        m_axi_bundle_2_RVALID,
        m_axi_bundle_2_RREADY,
        m_axi_bundle_2_RDATA,
        m_axi_bundle_2_RLAST,
        m_axi_bundle_2_RID,
        m_axi_bundle_2_RFIFONUM,
        m_axi_bundle_2_RUSER,
        m_axi_bundle_2_RRESP,
        m_axi_bundle_2_BVALID,
        m_axi_bundle_2_BREADY,
        m_axi_bundle_2_BRESP,
        m_axi_bundle_2_BID,
        m_axi_bundle_2_BUSER,
        input_ftmap,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        conv2_weights,
        m_axi_biases_AWVALID,
        m_axi_biases_AWREADY,
        m_axi_biases_AWADDR,
        m_axi_biases_AWID,
        m_axi_biases_AWLEN,
        m_axi_biases_AWSIZE,
        m_axi_biases_AWBURST,
        m_axi_biases_AWLOCK,
        m_axi_biases_AWCACHE,
        m_axi_biases_AWPROT,
        m_axi_biases_AWQOS,
        m_axi_biases_AWREGION,
        m_axi_biases_AWUSER,
        m_axi_biases_WVALID,
        m_axi_biases_WREADY,
        m_axi_biases_WDATA,
        m_axi_biases_WSTRB,
        m_axi_biases_WLAST,
        m_axi_biases_WID,
        m_axi_biases_WUSER,
        m_axi_biases_ARVALID,
        m_axi_biases_ARREADY,
        m_axi_biases_ARADDR,
        m_axi_biases_ARID,
        m_axi_biases_ARLEN,
        m_axi_biases_ARSIZE,
        m_axi_biases_ARBURST,
        m_axi_biases_ARLOCK,
        m_axi_biases_ARCACHE,
        m_axi_biases_ARPROT,
        m_axi_biases_ARQOS,
        m_axi_biases_ARREGION,
        m_axi_biases_ARUSER,
        m_axi_biases_RVALID,
        m_axi_biases_RREADY,
        m_axi_biases_RDATA,
        m_axi_biases_RLAST,
        m_axi_biases_RID,
        m_axi_biases_RFIFONUM,
        m_axi_biases_RUSER,
        m_axi_biases_RRESP,
        m_axi_biases_BVALID,
        m_axi_biases_BREADY,
        m_axi_biases_BRESP,
        m_axi_biases_BID,
        m_axi_biases_BUSER,
        conv2_biases,
        m_axi_bundle_1_AWVALID,
        m_axi_bundle_1_AWREADY,
        m_axi_bundle_1_AWADDR,
        m_axi_bundle_1_AWID,
        m_axi_bundle_1_AWLEN,
        m_axi_bundle_1_AWSIZE,
        m_axi_bundle_1_AWBURST,
        m_axi_bundle_1_AWLOCK,
        m_axi_bundle_1_AWCACHE,
        m_axi_bundle_1_AWPROT,
        m_axi_bundle_1_AWQOS,
        m_axi_bundle_1_AWREGION,
        m_axi_bundle_1_AWUSER,
        m_axi_bundle_1_WVALID,
        m_axi_bundle_1_WREADY,
        m_axi_bundle_1_WDATA,
        m_axi_bundle_1_WSTRB,
        m_axi_bundle_1_WLAST,
        m_axi_bundle_1_WID,
        m_axi_bundle_1_WUSER,
        m_axi_bundle_1_ARVALID,
        m_axi_bundle_1_ARREADY,
        m_axi_bundle_1_ARADDR,
        m_axi_bundle_1_ARID,
        m_axi_bundle_1_ARLEN,
        m_axi_bundle_1_ARSIZE,
        m_axi_bundle_1_ARBURST,
        m_axi_bundle_1_ARLOCK,
        m_axi_bundle_1_ARCACHE,
        m_axi_bundle_1_ARPROT,
        m_axi_bundle_1_ARQOS,
        m_axi_bundle_1_ARREGION,
        m_axi_bundle_1_ARUSER,
        m_axi_bundle_1_RVALID,
        m_axi_bundle_1_RREADY,
        m_axi_bundle_1_RDATA,
        m_axi_bundle_1_RLAST,
        m_axi_bundle_1_RID,
        m_axi_bundle_1_RFIFONUM,
        m_axi_bundle_1_RUSER,
        m_axi_bundle_1_RRESP,
        m_axi_bundle_1_BVALID,
        m_axi_bundle_1_BREADY,
        m_axi_bundle_1_BRESP,
        m_axi_bundle_1_BID,
        m_axi_bundle_1_BUSER,
        output_ftmap,
        grp_fu_481_p_din0,
        grp_fu_481_p_din1,
        grp_fu_481_p_opcode,
        grp_fu_481_p_dout0,
        grp_fu_481_p_ce,
        grp_fu_497_p_din0,
        grp_fu_497_p_din1,
        grp_fu_497_p_dout0,
        grp_fu_497_p_ce,
        grp_fu_509_p_din0,
        grp_fu_509_p_din1,
        grp_fu_509_p_opcode,
        grp_fu_509_p_dout0,
        grp_fu_509_p_ce
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_state5 = 40'd16;
parameter    ap_ST_fsm_state6 = 40'd32;
parameter    ap_ST_fsm_state7 = 40'd64;
parameter    ap_ST_fsm_state8 = 40'd128;
parameter    ap_ST_fsm_state9 = 40'd256;
parameter    ap_ST_fsm_state10 = 40'd512;
parameter    ap_ST_fsm_state11 = 40'd1024;
parameter    ap_ST_fsm_state12 = 40'd2048;
parameter    ap_ST_fsm_state13 = 40'd4096;
parameter    ap_ST_fsm_state14 = 40'd8192;
parameter    ap_ST_fsm_state15 = 40'd16384;
parameter    ap_ST_fsm_state16 = 40'd32768;
parameter    ap_ST_fsm_state17 = 40'd65536;
parameter    ap_ST_fsm_state18 = 40'd131072;
parameter    ap_ST_fsm_state19 = 40'd262144;
parameter    ap_ST_fsm_state20 = 40'd524288;
parameter    ap_ST_fsm_state21 = 40'd1048576;
parameter    ap_ST_fsm_state22 = 40'd2097152;
parameter    ap_ST_fsm_state23 = 40'd4194304;
parameter    ap_ST_fsm_state24 = 40'd8388608;
parameter    ap_ST_fsm_state25 = 40'd16777216;
parameter    ap_ST_fsm_state26 = 40'd33554432;
parameter    ap_ST_fsm_state27 = 40'd67108864;
parameter    ap_ST_fsm_state28 = 40'd134217728;
parameter    ap_ST_fsm_state29 = 40'd268435456;
parameter    ap_ST_fsm_state30 = 40'd536870912;
parameter    ap_ST_fsm_state31 = 40'd1073741824;
parameter    ap_ST_fsm_state32 = 40'd2147483648;
parameter    ap_ST_fsm_state33 = 40'd4294967296;
parameter    ap_ST_fsm_state34 = 40'd8589934592;
parameter    ap_ST_fsm_state35 = 40'd17179869184;
parameter    ap_ST_fsm_state36 = 40'd34359738368;
parameter    ap_ST_fsm_state37 = 40'd68719476736;
parameter    ap_ST_fsm_state38 = 40'd137438953472;
parameter    ap_ST_fsm_state39 = 40'd274877906944;
parameter    ap_ST_fsm_state40 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_bundle_2_AWVALID;
input   m_axi_bundle_2_AWREADY;
output  [63:0] m_axi_bundle_2_AWADDR;
output  [0:0] m_axi_bundle_2_AWID;
output  [31:0] m_axi_bundle_2_AWLEN;
output  [2:0] m_axi_bundle_2_AWSIZE;
output  [1:0] m_axi_bundle_2_AWBURST;
output  [1:0] m_axi_bundle_2_AWLOCK;
output  [3:0] m_axi_bundle_2_AWCACHE;
output  [2:0] m_axi_bundle_2_AWPROT;
output  [3:0] m_axi_bundle_2_AWQOS;
output  [3:0] m_axi_bundle_2_AWREGION;
output  [0:0] m_axi_bundle_2_AWUSER;
output   m_axi_bundle_2_WVALID;
input   m_axi_bundle_2_WREADY;
output  [31:0] m_axi_bundle_2_WDATA;
output  [3:0] m_axi_bundle_2_WSTRB;
output   m_axi_bundle_2_WLAST;
output  [0:0] m_axi_bundle_2_WID;
output  [0:0] m_axi_bundle_2_WUSER;
output   m_axi_bundle_2_ARVALID;
input   m_axi_bundle_2_ARREADY;
output  [63:0] m_axi_bundle_2_ARADDR;
output  [0:0] m_axi_bundle_2_ARID;
output  [31:0] m_axi_bundle_2_ARLEN;
output  [2:0] m_axi_bundle_2_ARSIZE;
output  [1:0] m_axi_bundle_2_ARBURST;
output  [1:0] m_axi_bundle_2_ARLOCK;
output  [3:0] m_axi_bundle_2_ARCACHE;
output  [2:0] m_axi_bundle_2_ARPROT;
output  [3:0] m_axi_bundle_2_ARQOS;
output  [3:0] m_axi_bundle_2_ARREGION;
output  [0:0] m_axi_bundle_2_ARUSER;
input   m_axi_bundle_2_RVALID;
output   m_axi_bundle_2_RREADY;
input  [31:0] m_axi_bundle_2_RDATA;
input   m_axi_bundle_2_RLAST;
input  [0:0] m_axi_bundle_2_RID;
input  [12:0] m_axi_bundle_2_RFIFONUM;
input  [0:0] m_axi_bundle_2_RUSER;
input  [1:0] m_axi_bundle_2_RRESP;
input   m_axi_bundle_2_BVALID;
output   m_axi_bundle_2_BREADY;
input  [1:0] m_axi_bundle_2_BRESP;
input  [0:0] m_axi_bundle_2_BID;
input  [0:0] m_axi_bundle_2_BUSER;
input  [63:0] input_ftmap;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [31:0] m_axi_weights_WDATA;
output  [3:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [31:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [12:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [63:0] conv2_weights;
output   m_axi_biases_AWVALID;
input   m_axi_biases_AWREADY;
output  [63:0] m_axi_biases_AWADDR;
output  [0:0] m_axi_biases_AWID;
output  [31:0] m_axi_biases_AWLEN;
output  [2:0] m_axi_biases_AWSIZE;
output  [1:0] m_axi_biases_AWBURST;
output  [1:0] m_axi_biases_AWLOCK;
output  [3:0] m_axi_biases_AWCACHE;
output  [2:0] m_axi_biases_AWPROT;
output  [3:0] m_axi_biases_AWQOS;
output  [3:0] m_axi_biases_AWREGION;
output  [0:0] m_axi_biases_AWUSER;
output   m_axi_biases_WVALID;
input   m_axi_biases_WREADY;
output  [31:0] m_axi_biases_WDATA;
output  [3:0] m_axi_biases_WSTRB;
output   m_axi_biases_WLAST;
output  [0:0] m_axi_biases_WID;
output  [0:0] m_axi_biases_WUSER;
output   m_axi_biases_ARVALID;
input   m_axi_biases_ARREADY;
output  [63:0] m_axi_biases_ARADDR;
output  [0:0] m_axi_biases_ARID;
output  [31:0] m_axi_biases_ARLEN;
output  [2:0] m_axi_biases_ARSIZE;
output  [1:0] m_axi_biases_ARBURST;
output  [1:0] m_axi_biases_ARLOCK;
output  [3:0] m_axi_biases_ARCACHE;
output  [2:0] m_axi_biases_ARPROT;
output  [3:0] m_axi_biases_ARQOS;
output  [3:0] m_axi_biases_ARREGION;
output  [0:0] m_axi_biases_ARUSER;
input   m_axi_biases_RVALID;
output   m_axi_biases_RREADY;
input  [31:0] m_axi_biases_RDATA;
input   m_axi_biases_RLAST;
input  [0:0] m_axi_biases_RID;
input  [8:0] m_axi_biases_RFIFONUM;
input  [0:0] m_axi_biases_RUSER;
input  [1:0] m_axi_biases_RRESP;
input   m_axi_biases_BVALID;
output   m_axi_biases_BREADY;
input  [1:0] m_axi_biases_BRESP;
input  [0:0] m_axi_biases_BID;
input  [0:0] m_axi_biases_BUSER;
input  [63:0] conv2_biases;
output   m_axi_bundle_1_AWVALID;
input   m_axi_bundle_1_AWREADY;
output  [63:0] m_axi_bundle_1_AWADDR;
output  [0:0] m_axi_bundle_1_AWID;
output  [31:0] m_axi_bundle_1_AWLEN;
output  [2:0] m_axi_bundle_1_AWSIZE;
output  [1:0] m_axi_bundle_1_AWBURST;
output  [1:0] m_axi_bundle_1_AWLOCK;
output  [3:0] m_axi_bundle_1_AWCACHE;
output  [2:0] m_axi_bundle_1_AWPROT;
output  [3:0] m_axi_bundle_1_AWQOS;
output  [3:0] m_axi_bundle_1_AWREGION;
output  [0:0] m_axi_bundle_1_AWUSER;
output   m_axi_bundle_1_WVALID;
input   m_axi_bundle_1_WREADY;
output  [31:0] m_axi_bundle_1_WDATA;
output  [3:0] m_axi_bundle_1_WSTRB;
output   m_axi_bundle_1_WLAST;
output  [0:0] m_axi_bundle_1_WID;
output  [0:0] m_axi_bundle_1_WUSER;
output   m_axi_bundle_1_ARVALID;
input   m_axi_bundle_1_ARREADY;
output  [63:0] m_axi_bundle_1_ARADDR;
output  [0:0] m_axi_bundle_1_ARID;
output  [31:0] m_axi_bundle_1_ARLEN;
output  [2:0] m_axi_bundle_1_ARSIZE;
output  [1:0] m_axi_bundle_1_ARBURST;
output  [1:0] m_axi_bundle_1_ARLOCK;
output  [3:0] m_axi_bundle_1_ARCACHE;
output  [2:0] m_axi_bundle_1_ARPROT;
output  [3:0] m_axi_bundle_1_ARQOS;
output  [3:0] m_axi_bundle_1_ARREGION;
output  [0:0] m_axi_bundle_1_ARUSER;
input   m_axi_bundle_1_RVALID;
output   m_axi_bundle_1_RREADY;
input  [31:0] m_axi_bundle_1_RDATA;
input   m_axi_bundle_1_RLAST;
input  [0:0] m_axi_bundle_1_RID;
input  [12:0] m_axi_bundle_1_RFIFONUM;
input  [0:0] m_axi_bundle_1_RUSER;
input  [1:0] m_axi_bundle_1_RRESP;
input   m_axi_bundle_1_BVALID;
output   m_axi_bundle_1_BREADY;
input  [1:0] m_axi_bundle_1_BRESP;
input  [0:0] m_axi_bundle_1_BID;
input  [0:0] m_axi_bundle_1_BUSER;
input  [63:0] output_ftmap;
output  [31:0] grp_fu_481_p_din0;
output  [31:0] grp_fu_481_p_din1;
output  [1:0] grp_fu_481_p_opcode;
input  [31:0] grp_fu_481_p_dout0;
output   grp_fu_481_p_ce;
output  [31:0] grp_fu_497_p_din0;
output  [31:0] grp_fu_497_p_din1;
input  [31:0] grp_fu_497_p_dout0;
output   grp_fu_497_p_ce;
output  [31:0] grp_fu_509_p_din0;
output  [31:0] grp_fu_509_p_din1;
output  [4:0] grp_fu_509_p_opcode;
input  [0:0] grp_fu_509_p_dout0;
output   grp_fu_509_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_bundle_2_ARVALID;
reg m_axi_bundle_2_RREADY;
reg m_axi_weights_ARVALID;
reg[63:0] m_axi_weights_ARADDR;
reg[0:0] m_axi_weights_ARID;
reg[31:0] m_axi_weights_ARLEN;
reg[2:0] m_axi_weights_ARSIZE;
reg[1:0] m_axi_weights_ARBURST;
reg[1:0] m_axi_weights_ARLOCK;
reg[3:0] m_axi_weights_ARCACHE;
reg[2:0] m_axi_weights_ARPROT;
reg[3:0] m_axi_weights_ARQOS;
reg[3:0] m_axi_weights_ARREGION;
reg[0:0] m_axi_weights_ARUSER;
reg m_axi_weights_RREADY;
reg m_axi_biases_ARVALID;
reg m_axi_biases_RREADY;
reg m_axi_bundle_1_AWVALID;
reg[63:0] m_axi_bundle_1_AWADDR;
reg[0:0] m_axi_bundle_1_AWID;
reg[31:0] m_axi_bundle_1_AWLEN;
reg[2:0] m_axi_bundle_1_AWSIZE;
reg[1:0] m_axi_bundle_1_AWBURST;
reg[1:0] m_axi_bundle_1_AWLOCK;
reg[3:0] m_axi_bundle_1_AWCACHE;
reg[2:0] m_axi_bundle_1_AWPROT;
reg[3:0] m_axi_bundle_1_AWQOS;
reg[3:0] m_axi_bundle_1_AWREGION;
reg[0:0] m_axi_bundle_1_AWUSER;
reg m_axi_bundle_1_WVALID;
reg[31:0] m_axi_bundle_1_WDATA;
reg[3:0] m_axi_bundle_1_WSTRB;
reg m_axi_bundle_1_WLAST;
reg[0:0] m_axi_bundle_1_WID;
reg[0:0] m_axi_bundle_1_WUSER;
reg m_axi_bundle_1_BREADY;

(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1;
reg   [13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1;
reg   [13:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1;
reg   [7:0] weight_buffer_address0;
reg    weight_buffer_ce0;
reg    weight_buffer_we0;
wire   [31:0] weight_buffer_q0;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
reg   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
reg   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
reg   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0;
reg   [9:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
reg    conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1;
wire   [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1;
reg    weights_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    biases_blk_n_AR;
reg    biases_blk_n_R;
wire    ap_CS_fsm_state17;
reg    bundle_1_blk_n_AW;
wire    ap_CS_fsm_state19;
reg    bundle_1_blk_n_B;
wire    ap_CS_fsm_state26;
reg   [0:0] icmp_ln109_reg_1366;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state34;
wire  signed [61:0] trunc_ln_fu_522_p4;
reg   [61:0] trunc_ln_reg_1246;
reg   [63:0] weights_addr_reg_1251;
reg   [63:0] biases_addr_reg_1256;
wire   [18:0] sub_ln80_fu_600_p2;
reg   [18:0] sub_ln80_reg_1268;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln32_fu_570_p2;
wire   [8:0] zext_ln105_fu_607_p1;
reg   [8:0] zext_ln105_reg_1273;
wire    ap_CS_fsm_state10;
wire   [3:0] add_ln36_1_fu_616_p2;
reg   [3:0] add_ln36_1_reg_1282;
wire    ap_CS_fsm_state11;
wire   [4:0] trunc_ln104_fu_632_p1;
reg   [4:0] trunc_ln104_reg_1287;
wire    ap_CS_fsm_state12;
wire   [9:0] add_ln40_1_fu_658_p2;
reg   [9:0] add_ln40_1_reg_1295;
wire    ap_CS_fsm_state13;
wire   [2:0] select_ln40_1_fu_684_p3;
reg   [2:0] select_ln40_1_reg_1300;
wire   [0:0] icmp_ln40_fu_652_p2;
wire   [6:0] select_ln41_1_fu_776_p3;
reg   [6:0] select_ln41_1_reg_1305;
wire   [13:0] mul_ln50_fu_857_p2;
reg   [13:0] mul_ln50_reg_1315;
wire   [9:0] mul_ln45_fu_873_p2;
reg   [9:0] mul_ln45_reg_1320;
wire   [1:0] add_ln45_fu_879_p2;
reg   [1:0] add_ln45_reg_1325;
wire   [8:0] select_ln41_3_fu_891_p3;
reg   [8:0] select_ln41_3_reg_1330;
wire   [31:0] bitcast_ln41_fu_899_p1;
reg   [31:0] bitcast_ln41_reg_1335;
wire    ap_CS_fsm_state14;
wire   [2:0] add_ln108_fu_910_p2;
reg   [2:0] add_ln108_reg_1343;
wire    ap_CS_fsm_state16;
wire   [63:0] add_ln112_fu_939_p2;
reg   [63:0] add_ln112_reg_1348;
wire   [0:0] icmp_ln108_fu_904_p2;
wire  signed [6:0] sext_ln108_fu_966_p1;
reg  signed [6:0] sext_ln108_reg_1354;
wire   [31:0] empty_353_fu_970_p1;
reg   [31:0] empty_353_reg_1360;
wire   [0:0] icmp_ln109_fu_974_p2;
wire    ap_CS_fsm_state18;
wire   [9:0] mul_ln109_fu_993_p2;
reg   [9:0] mul_ln109_reg_1370;
reg   [61:0] trunc_ln2_reg_1376;
wire   [63:0] add_ln112_4_fu_1111_p2;
reg   [63:0] add_ln112_4_reg_1382;
wire   [6:0] add_ln115_1_fu_1120_p2;
reg  signed [6:0] add_ln115_1_reg_1387;
wire   [0:0] icmp_ln109_1_fu_1125_p2;
reg   [0:0] icmp_ln109_1_reg_1392;
wire   [9:0] mul_ln109_1_fu_1144_p2;
reg   [9:0] mul_ln109_1_reg_1401;
reg   [61:0] trunc_ln122_1_reg_1407;
wire   [2:0] add_ln109_fu_1160_p2;
reg   [2:0] add_ln109_reg_1413;
wire   [2:0] add_ln62_fu_1186_p2;
reg   [2:0] add_ln62_reg_1426;
wire    ap_CS_fsm_state35;
wire   [9:0] sub_ln67_fu_1204_p2;
reg   [9:0] sub_ln67_reg_1431;
wire   [0:0] icmp_ln62_fu_1180_p2;
wire   [5:0] add_ln36_fu_1211_p2;
wire   [9:0] add_ln67_fu_1217_p2;
reg   [9:0] add_ln67_reg_1443;
wire    ap_CS_fsm_state37;
wire   [9:0] add_ln67_1_fu_1223_p2;
reg   [9:0] add_ln67_1_reg_1448;
wire    ap_CS_fsm_state39;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_start;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_done;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_idle;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_ready;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWVALID;
wire   [63:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWADDR;
wire   [0:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWID;
wire   [31:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWLEN;
wire   [2:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWSIZE;
wire   [1:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWBURST;
wire   [1:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWLOCK;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWCACHE;
wire   [2:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWPROT;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWQOS;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWREGION;
wire   [0:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWUSER;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_WVALID;
wire   [31:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_WDATA;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_WSTRB;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_WLAST;
wire   [0:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_WID;
wire   [0:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_WUSER;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARVALID;
wire   [63:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARADDR;
wire   [0:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARID;
wire   [31:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARLEN;
wire   [2:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARSIZE;
wire   [1:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARBURST;
wire   [1:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARLOCK;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARCACHE;
wire   [2:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARPROT;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARQOS;
wire   [3:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARREGION;
wire   [0:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARUSER;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_RREADY;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_BREADY;
wire   [13:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0;
wire   [31:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_d0;
wire   [13:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0;
wire   [31:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_d0;
wire   [13:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0;
wire    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0;
wire   [31:0] grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_d0;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_start;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_done;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_idle;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_ready;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWVALID;
wire   [63:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWADDR;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWID;
wire   [31:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWLEN;
wire   [2:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWSIZE;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWBURST;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWLOCK;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWCACHE;
wire   [2:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWPROT;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWQOS;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWREGION;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWUSER;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_WVALID;
wire   [31:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_WDATA;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_WSTRB;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_WLAST;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_WID;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_WUSER;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARVALID;
wire   [63:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARADDR;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARID;
wire   [31:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARLEN;
wire   [2:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARSIZE;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARBURST;
wire   [1:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARLOCK;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARCACHE;
wire   [2:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARPROT;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARQOS;
wire   [3:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARREGION;
wire   [0:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARUSER;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_RREADY;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_BREADY;
wire   [7:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_address0;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_ce0;
wire    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_we0;
wire   [31:0] grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_d0;
wire    grp_conv2_Pipeline_COL_fu_418_ap_start;
wire    grp_conv2_Pipeline_COL_fu_418_ap_done;
wire    grp_conv2_Pipeline_COL_fu_418_ap_idle;
wire    grp_conv2_Pipeline_COL_fu_418_ap_ready;
wire   [9:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
wire   [31:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [9:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1;
wire   [31:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1;
wire   [13:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0;
wire   [13:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1;
wire   [13:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0;
wire   [13:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1;
wire   [13:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0;
wire   [13:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1;
wire   [9:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1;
wire   [31:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1;
wire   [9:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
wire   [31:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
wire   [9:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
wire    grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1;
wire   [31:0] grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1;
wire   [31:0] grp_conv2_Pipeline_COL_fu_418_grp_fu_1453_p_din0;
wire   [31:0] grp_conv2_Pipeline_COL_fu_418_grp_fu_1453_p_din1;
wire   [1:0] grp_conv2_Pipeline_COL_fu_418_grp_fu_1453_p_opcode;
wire    grp_conv2_Pipeline_COL_fu_418_grp_fu_1453_p_ce;
wire   [31:0] grp_conv2_Pipeline_COL_fu_418_grp_fu_1457_p_din0;
wire   [31:0] grp_conv2_Pipeline_COL_fu_418_grp_fu_1457_p_din1;
wire    grp_conv2_Pipeline_COL_fu_418_grp_fu_1457_p_ce;
wire    grp_conv2_Pipeline_RELU_fu_437_ap_start;
wire    grp_conv2_Pipeline_RELU_fu_437_ap_done;
wire    grp_conv2_Pipeline_RELU_fu_437_ap_idle;
wire    grp_conv2_Pipeline_RELU_fu_437_ap_ready;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire    grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
wire    grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire    grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
wire    grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
wire   [9:0] grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
wire    grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_437_grp_fu_1453_p_din0;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_437_grp_fu_1453_p_din1;
wire   [1:0] grp_conv2_Pipeline_RELU_fu_437_grp_fu_1453_p_opcode;
wire    grp_conv2_Pipeline_RELU_fu_437_grp_fu_1453_p_ce;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_437_grp_fu_1461_p_din0;
wire   [31:0] grp_conv2_Pipeline_RELU_fu_437_grp_fu_1461_p_din1;
wire   [4:0] grp_conv2_Pipeline_RELU_fu_437_grp_fu_1461_p_opcode;
wire    grp_conv2_Pipeline_RELU_fu_437_grp_fu_1461_p_ce;
wire    grp_conv2_Pipeline_5_fu_449_ap_start;
wire    grp_conv2_Pipeline_5_fu_449_ap_done;
wire    grp_conv2_Pipeline_5_fu_449_ap_idle;
wire    grp_conv2_Pipeline_5_fu_449_ap_ready;
wire    grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWVALID;
wire   [63:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWADDR;
wire   [0:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWID;
wire   [31:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWLEN;
wire   [2:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWSIZE;
wire   [1:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWBURST;
wire   [1:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWLOCK;
wire   [3:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWCACHE;
wire   [2:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWPROT;
wire   [3:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWQOS;
wire   [3:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWREGION;
wire   [0:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWUSER;
wire    grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WVALID;
wire   [31:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WDATA;
wire   [3:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WSTRB;
wire    grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WLAST;
wire   [0:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WID;
wire   [0:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WUSER;
wire    grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARVALID;
wire   [63:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARADDR;
wire   [0:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARID;
wire   [31:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARLEN;
wire   [2:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARSIZE;
wire   [1:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARBURST;
wire   [1:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARLOCK;
wire   [3:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARCACHE;
wire   [2:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARPROT;
wire   [3:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARQOS;
wire   [3:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARREGION;
wire   [0:0] grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARUSER;
wire    grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_RREADY;
wire    grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_BREADY;
wire   [9:0] grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire   [9:0] grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire   [9:0] grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_RELU6_fu_463_ap_start;
wire    grp_conv2_Pipeline_RELU6_fu_463_ap_done;
wire    grp_conv2_Pipeline_RELU6_fu_463_ap_idle;
wire    grp_conv2_Pipeline_RELU6_fu_463_ap_ready;
wire   [9:0] grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire    grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [9:0] grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
wire    grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
wire   [9:0] grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire    grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
wire    grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
wire   [9:0] grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
wire   [9:0] grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
wire    grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1453_p_din0;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1453_p_din1;
wire   [1:0] grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1453_p_opcode;
wire    grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1453_p_ce;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1461_p_din0;
wire   [31:0] grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1461_p_din1;
wire   [4:0] grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1461_p_opcode;
wire    grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1461_p_ce;
wire    grp_conv2_Pipeline_7_fu_475_ap_start;
wire    grp_conv2_Pipeline_7_fu_475_ap_done;
wire    grp_conv2_Pipeline_7_fu_475_ap_idle;
wire    grp_conv2_Pipeline_7_fu_475_ap_ready;
wire    grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWVALID;
wire   [63:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWADDR;
wire   [0:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWID;
wire   [31:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWLEN;
wire   [2:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWSIZE;
wire   [1:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWBURST;
wire   [1:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWLOCK;
wire   [3:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWCACHE;
wire   [2:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWPROT;
wire   [3:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWQOS;
wire   [3:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWREGION;
wire   [0:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWUSER;
wire    grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WVALID;
wire   [31:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WDATA;
wire   [3:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WSTRB;
wire    grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WLAST;
wire   [0:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WID;
wire   [0:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WUSER;
wire    grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARVALID;
wire   [63:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARADDR;
wire   [0:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARID;
wire   [31:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARLEN;
wire   [2:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARSIZE;
wire   [1:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARBURST;
wire   [1:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARLOCK;
wire   [3:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARCACHE;
wire   [2:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARPROT;
wire   [3:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARQOS;
wire   [3:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARREGION;
wire   [0:0] grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARUSER;
wire    grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_RREADY;
wire    grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_BREADY;
wire   [9:0] grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire   [9:0] grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire   [9:0] grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_BW_fu_489_ap_start;
wire    grp_conv2_Pipeline_BW_fu_489_ap_done;
wire    grp_conv2_Pipeline_BW_fu_489_ap_idle;
wire    grp_conv2_Pipeline_BW_fu_489_ap_ready;
wire   [9:0] grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire    grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
wire   [31:0] grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [9:0] grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire    grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
wire   [31:0] grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
wire    grp_conv2_Pipeline_BW7_fu_500_ap_start;
wire    grp_conv2_Pipeline_BW7_fu_500_ap_done;
wire    grp_conv2_Pipeline_BW7_fu_500_ap_idle;
wire    grp_conv2_Pipeline_BW7_fu_500_ap_ready;
wire   [9:0] grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire    grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
wire   [31:0] grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [9:0] grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire    grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
wire   [31:0] grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
wire    grp_conv2_Pipeline_BW8_fu_511_ap_start;
wire    grp_conv2_Pipeline_BW8_fu_511_ap_done;
wire    grp_conv2_Pipeline_BW8_fu_511_ap_idle;
wire    grp_conv2_Pipeline_BW8_fu_511_ap_ready;
wire   [9:0] grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
wire    grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
wire    grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
wire   [31:0] grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
wire   [9:0] grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
wire    grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
wire    grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
wire   [31:0] grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
wire   [9:0] grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
wire    grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
wire    grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
wire   [31:0] grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
reg   [3:0] indvar_reg_282;
reg   [5:0] out_reg_293;
reg   [9:0] indvar_flatten63_reg_305;
wire    ap_CS_fsm_state15;
reg   [2:0] o_reg_316;
reg   [8:0] indvar_flatten32_reg_327;
reg   [6:0] i_reg_338;
reg   [1:0] r_reg_349;
reg   [2:0] bout_1_reg_360;
reg    ap_block_state26;
reg   [2:0] bh_reg_372;
reg   [2:0] o_1_reg_384;
wire    ap_CS_fsm_state40;
reg    grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_start_reg;
reg    grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_start_reg;
wire   [0:0] icmp_ln36_fu_610_p2;
reg    grp_conv2_Pipeline_COL_fu_418_ap_start_reg;
reg    grp_conv2_Pipeline_RELU_fu_437_ap_start_reg;
reg    grp_conv2_Pipeline_5_fu_449_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_conv2_Pipeline_RELU6_fu_463_ap_start_reg;
reg    ap_block_state26_ignore_call0;
reg    grp_conv2_Pipeline_7_fu_475_ap_start_reg;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
reg    grp_conv2_Pipeline_BW_fu_489_ap_start_reg;
wire    ap_CS_fsm_state36;
reg    grp_conv2_Pipeline_BW7_fu_500_ap_start_reg;
wire    ap_CS_fsm_state38;
reg    grp_conv2_Pipeline_BW8_fu_511_ap_start_reg;
wire   [63:0] zext_ln41_fu_834_p1;
wire  signed [63:0] sext_ln36_fu_532_p1;
wire  signed [63:0] sext_ln36_1_fu_552_p1;
wire  signed [63:0] sext_ln122_fu_1131_p1;
wire  signed [63:0] sext_ln122_1_fu_1166_p1;
reg    ap_block_state3_io;
reg   [7:0] h_fu_206;
wire   [7:0] add_ln32_fu_622_p2;
wire   [61:0] trunc_ln36_1_fu_542_p4;
wire   [17:0] shl_ln_fu_576_p3;
wire   [9:0] shl_ln80_1_fu_588_p3;
wire   [18:0] zext_ln80_fu_584_p1;
wire   [18:0] zext_ln80_1_fu_596_p1;
wire   [1:0] trunc_ln43_1_fu_640_p1;
wire   [5:0] trunc_ln43_fu_636_p1;
wire   [0:0] icmp_ln41_fu_670_p2;
wire   [2:0] add_ln40_fu_664_p2;
wire   [4:0] tmp_s_fu_696_p3;
wire   [5:0] zext_ln50_28_fu_704_p1;
wire   [5:0] zext_ln50_fu_692_p1;
wire   [5:0] sub_ln50_fu_708_p2;
wire   [1:0] trunc_ln43_2_fu_718_p1;
wire   [7:0] lshr_ln43_mid_fu_722_p3;
wire   [7:0] lshr_ln_fu_644_p3;
wire   [0:0] icmp_ln45_fu_744_p2;
wire   [0:0] xor_ln40_fu_738_p2;
wire   [6:0] select_ln40_fu_676_p3;
wire   [0:0] and_ln40_fu_750_p2;
wire   [0:0] or_ln41_fu_762_p2;
wire   [6:0] add_ln41_fu_756_p2;
wire   [8:0] p_shl1_fu_788_p3;
wire   [9:0] zext_ln50_30_fu_796_p1;
wire   [9:0] zext_ln50_29_fu_784_p1;
wire   [9:0] sub_ln50_1_fu_800_p2;
wire   [1:0] trunc_ln43_4_fu_814_p1;
wire   [5:0] trunc_ln43_3_fu_810_p1;
wire   [7:0] lshr_ln43_mid1_fu_818_p3;
wire   [7:0] select_ln40_2_fu_730_p3;
wire   [7:0] select_ln41_2_fu_826_p3;
wire   [1:0] select_ln41_fu_768_p3;
wire  signed [10:0] sext_ln43_fu_806_p1;
wire   [10:0] zext_ln50_32_fu_843_p1;
wire  signed [10:0] add_ln50_fu_847_p2;
wire   [7:0] mul_ln50_fu_857_p1;
wire  signed [6:0] sext_ln40_fu_714_p1;
wire   [6:0] zext_ln50_31_fu_839_p1;
wire  signed [6:0] add_ln50_1_fu_863_p2;
wire   [7:0] mul_ln45_fu_873_p1;
wire   [8:0] add_ln41_1_fu_885_p2;
wire   [4:0] zext_ln108_fu_916_p1;
wire   [4:0] empty_352_fu_920_p2;
wire   [4:0] mul_ln112_fu_929_p0;
wire   [18:0] mul_ln112_fu_929_p1;
wire   [22:0] mul_ln112_fu_929_p2;
wire   [63:0] zext_ln112_fu_935_p1;
wire   [4:0] tmp_29_fu_948_p3;
wire   [5:0] zext_ln115_3_fu_956_p1;
wire   [5:0] zext_ln115_fu_944_p1;
wire   [5:0] sub_ln115_fu_960_p2;
wire   [6:0] zext_ln115_4_fu_980_p1;
wire  signed [6:0] add_ln115_fu_984_p2;
wire   [7:0] mul_ln109_fu_993_p1;
wire   [8:0] zext_ln109_fu_1004_p1;
wire   [8:0] add_ln112_1_fu_1008_p2;
wire   [18:0] shl_ln2_fu_1013_p3;
wire   [10:0] shl_ln112_1_fu_1025_p3;
wire   [19:0] zext_ln112_1_fu_1021_p1;
wire   [19:0] zext_ln112_2_fu_1033_p1;
wire   [19:0] sub_ln112_fu_1037_p2;
wire  signed [63:0] sext_ln112_fu_1043_p1;
wire   [63:0] add_ln112_2_fu_1047_p2;
wire   [1:0] trunc_ln109_fu_1000_p1;
wire   [1:0] or_ln112_fu_1062_p2;
wire   [8:0] zext_ln112_3_fu_1068_p1;
wire   [8:0] add_ln112_3_fu_1072_p2;
wire   [18:0] shl_ln112_2_fu_1077_p3;
wire   [10:0] shl_ln112_3_fu_1089_p3;
wire   [19:0] zext_ln112_4_fu_1085_p1;
wire   [19:0] zext_ln112_5_fu_1097_p1;
wire   [19:0] sub_ln112_1_fu_1101_p2;
wire  signed [63:0] sext_ln112_1_fu_1107_p1;
wire   [6:0] zext_ln115_5_fu_1116_p1;
wire   [7:0] mul_ln109_1_fu_1144_p1;
wire   [1:0] trunc_ln62_fu_1176_p1;
wire   [9:0] tmp_30_fu_1196_p3;
wire   [9:0] zext_ln67_fu_1192_p1;
reg   [31:0] grp_fu_1453_p0;
reg   [31:0] grp_fu_1453_p1;
reg    grp_fu_1453_ce;
reg    grp_fu_1457_ce;
reg   [31:0] grp_fu_1461_p0;
reg   [31:0] grp_fu_1461_p1;
reg    grp_fu_1461_ce;
reg   [4:0] grp_fu_1461_opcode;
reg   [39:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire   [22:0] mul_ln112_fu_929_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 40'd1;
#0 grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_COL_fu_418_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_RELU_fu_437_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_5_fu_449_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_RELU6_fu_463_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_7_fu_475_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_BW_fu_489_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_BW7_fu_500_ap_start_reg = 1'b0;
#0 grp_conv2_Pipeline_BW8_fu_511_ap_start_reg = 1'b0;
end

srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16320 ),
    .AddressWidth( 14 ))
conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0),
    .ce0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0),
    .we0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0),
    .d0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_d0),
    .q0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0),
    .address1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1),
    .ce1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1),
    .q1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1)
);

srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16320 ),
    .AddressWidth( 14 ))
conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0),
    .ce0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0),
    .we0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0),
    .d0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_d0),
    .q0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0),
    .address1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1),
    .ce1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1),
    .q1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1)
);

srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16320 ),
    .AddressWidth( 14 ))
conv2_float_255_255_float_64_1_1_float_float_255_255_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0),
    .ce0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0),
    .we0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0),
    .d0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_d0),
    .q0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0),
    .address1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1),
    .ce1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1),
    .q1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1)
);

srcnn_conv2_weight_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
weight_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weight_buffer_address0),
    .ce0(weight_buffer_ce0),
    .we0(weight_buffer_we0),
    .d0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_d0),
    .q0(weight_buffer_q0)
);

srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1020 ),
    .AddressWidth( 10 ))
conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .ce0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .we0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .d0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0),
    .address1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1),
    .ce1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1),
    .we1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1),
    .d1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1),
    .q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1)
);

srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1020 ),
    .AddressWidth( 10 ))
conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .ce0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .we0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .d0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0),
    .address1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1),
    .ce1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1),
    .we1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1),
    .d1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1),
    .q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1)
);

srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1020 ),
    .AddressWidth( 10 ))
conv2_float_255_255_float_64_1_1_float_float_255_255_o_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .ce0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .we0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .d0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0),
    .q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0),
    .address1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1),
    .ce1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1),
    .we1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1),
    .d1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1),
    .q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1)
);

srcnn_conv2_Pipeline_LOAD_INPUT_BH_L grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_start),
    .ap_done(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_done),
    .ap_idle(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_idle),
    .ap_ready(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_ready),
    .m_axi_bundle_2_AWVALID(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWVALID),
    .m_axi_bundle_2_AWREADY(1'b0),
    .m_axi_bundle_2_AWADDR(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWADDR),
    .m_axi_bundle_2_AWID(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWID),
    .m_axi_bundle_2_AWLEN(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWLEN),
    .m_axi_bundle_2_AWSIZE(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWSIZE),
    .m_axi_bundle_2_AWBURST(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWBURST),
    .m_axi_bundle_2_AWLOCK(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWLOCK),
    .m_axi_bundle_2_AWCACHE(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWCACHE),
    .m_axi_bundle_2_AWPROT(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWPROT),
    .m_axi_bundle_2_AWQOS(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWQOS),
    .m_axi_bundle_2_AWREGION(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWREGION),
    .m_axi_bundle_2_AWUSER(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_AWUSER),
    .m_axi_bundle_2_WVALID(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_WVALID),
    .m_axi_bundle_2_WREADY(1'b0),
    .m_axi_bundle_2_WDATA(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_WDATA),
    .m_axi_bundle_2_WSTRB(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_WSTRB),
    .m_axi_bundle_2_WLAST(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_WLAST),
    .m_axi_bundle_2_WID(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_WID),
    .m_axi_bundle_2_WUSER(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_WUSER),
    .m_axi_bundle_2_ARVALID(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARVALID),
    .m_axi_bundle_2_ARREADY(m_axi_bundle_2_ARREADY),
    .m_axi_bundle_2_ARADDR(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARADDR),
    .m_axi_bundle_2_ARID(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARID),
    .m_axi_bundle_2_ARLEN(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARLEN),
    .m_axi_bundle_2_ARSIZE(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARSIZE),
    .m_axi_bundle_2_ARBURST(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARBURST),
    .m_axi_bundle_2_ARLOCK(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARLOCK),
    .m_axi_bundle_2_ARCACHE(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARCACHE),
    .m_axi_bundle_2_ARPROT(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARPROT),
    .m_axi_bundle_2_ARQOS(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARQOS),
    .m_axi_bundle_2_ARREGION(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARREGION),
    .m_axi_bundle_2_ARUSER(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARUSER),
    .m_axi_bundle_2_RVALID(m_axi_bundle_2_RVALID),
    .m_axi_bundle_2_RREADY(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_RREADY),
    .m_axi_bundle_2_RDATA(m_axi_bundle_2_RDATA),
    .m_axi_bundle_2_RLAST(m_axi_bundle_2_RLAST),
    .m_axi_bundle_2_RID(m_axi_bundle_2_RID),
    .m_axi_bundle_2_RFIFONUM(m_axi_bundle_2_RFIFONUM),
    .m_axi_bundle_2_RUSER(m_axi_bundle_2_RUSER),
    .m_axi_bundle_2_RRESP(m_axi_bundle_2_RRESP),
    .m_axi_bundle_2_BVALID(1'b0),
    .m_axi_bundle_2_BREADY(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_BREADY),
    .m_axi_bundle_2_BRESP(2'd0),
    .m_axi_bundle_2_BID(1'd0),
    .m_axi_bundle_2_BUSER(1'd0),
    .input_ftmap(input_ftmap),
    .sext_ln79(sub_ln80_reg_1268),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_d0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_d0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_d0(grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_d0)
);

srcnn_conv2_Pipeline_LOAD_WEIGHTS_L grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_start),
    .ap_done(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_done),
    .ap_idle(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_idle),
    .ap_ready(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_ready),
    .m_axi_weights_AWVALID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWVALID),
    .m_axi_weights_AWREADY(1'b0),
    .m_axi_weights_AWADDR(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWADDR),
    .m_axi_weights_AWID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWID),
    .m_axi_weights_AWLEN(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWLEN),
    .m_axi_weights_AWSIZE(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWSIZE),
    .m_axi_weights_AWBURST(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWBURST),
    .m_axi_weights_AWLOCK(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWLOCK),
    .m_axi_weights_AWCACHE(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWCACHE),
    .m_axi_weights_AWPROT(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWPROT),
    .m_axi_weights_AWQOS(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWQOS),
    .m_axi_weights_AWREGION(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWREGION),
    .m_axi_weights_AWUSER(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_AWUSER),
    .m_axi_weights_WVALID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_WVALID),
    .m_axi_weights_WREADY(1'b0),
    .m_axi_weights_WDATA(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_WDATA),
    .m_axi_weights_WSTRB(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_WSTRB),
    .m_axi_weights_WLAST(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_WLAST),
    .m_axi_weights_WID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_WID),
    .m_axi_weights_WUSER(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_WUSER),
    .m_axi_weights_ARVALID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARVALID),
    .m_axi_weights_ARREADY(m_axi_weights_ARREADY),
    .m_axi_weights_ARADDR(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARADDR),
    .m_axi_weights_ARID(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARID),
    .m_axi_weights_ARLEN(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARLEN),
    .m_axi_weights_ARSIZE(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARSIZE),
    .m_axi_weights_ARBURST(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARBURST),
    .m_axi_weights_ARLOCK(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARLOCK),
    .m_axi_weights_ARCACHE(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARCACHE),
    .m_axi_weights_ARPROT(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARPROT),
    .m_axi_weights_ARQOS(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARQOS),
    .m_axi_weights_ARREGION(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARREGION),
    .m_axi_weights_ARUSER(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARUSER),
    .m_axi_weights_RVALID(m_axi_weights_RVALID),
    .m_axi_weights_RREADY(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_RREADY),
    .m_axi_weights_RDATA(m_axi_weights_RDATA),
    .m_axi_weights_RLAST(m_axi_weights_RLAST),
    .m_axi_weights_RID(m_axi_weights_RID),
    .m_axi_weights_RFIFONUM(m_axi_weights_RFIFONUM),
    .m_axi_weights_RUSER(m_axi_weights_RUSER),
    .m_axi_weights_RRESP(m_axi_weights_RRESP),
    .m_axi_weights_BVALID(1'b0),
    .m_axi_weights_BREADY(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_BREADY),
    .m_axi_weights_BRESP(2'd0),
    .m_axi_weights_BID(1'd0),
    .m_axi_weights_BUSER(1'd0),
    .sext_ln36(trunc_ln_reg_1246),
    .weight_buffer_address0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_address0),
    .weight_buffer_ce0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_ce0),
    .weight_buffer_we0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_we0),
    .weight_buffer_d0(grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_d0)
);

srcnn_conv2_Pipeline_COL grp_conv2_Pipeline_COL_fu_418(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_COL_fu_418_ap_start),
    .ap_done(grp_conv2_Pipeline_COL_fu_418_ap_done),
    .ap_idle(grp_conv2_Pipeline_COL_fu_418_ap_idle),
    .ap_ready(grp_conv2_Pipeline_COL_fu_418_ap_ready),
    .bitcast_ln41(bitcast_ln41_reg_1335),
    .mul_ln50(mul_ln50_reg_1315),
    .mul_ln50_1(mul_ln45_reg_1320),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_i_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1(grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1),
    .grp_fu_1453_p_din0(grp_conv2_Pipeline_COL_fu_418_grp_fu_1453_p_din0),
    .grp_fu_1453_p_din1(grp_conv2_Pipeline_COL_fu_418_grp_fu_1453_p_din1),
    .grp_fu_1453_p_opcode(grp_conv2_Pipeline_COL_fu_418_grp_fu_1453_p_opcode),
    .grp_fu_1453_p_dout0(grp_fu_481_p_dout0),
    .grp_fu_1453_p_ce(grp_conv2_Pipeline_COL_fu_418_grp_fu_1453_p_ce),
    .grp_fu_1457_p_din0(grp_conv2_Pipeline_COL_fu_418_grp_fu_1457_p_din0),
    .grp_fu_1457_p_din1(grp_conv2_Pipeline_COL_fu_418_grp_fu_1457_p_din1),
    .grp_fu_1457_p_dout0(grp_fu_497_p_dout0),
    .grp_fu_1457_p_ce(grp_conv2_Pipeline_COL_fu_418_grp_fu_1457_p_ce)
);

srcnn_conv2_Pipeline_RELU grp_conv2_Pipeline_RELU_fu_437(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_RELU_fu_437_ap_start),
    .ap_done(grp_conv2_Pipeline_RELU_fu_437_ap_done),
    .ap_idle(grp_conv2_Pipeline_RELU_fu_437_ap_idle),
    .ap_ready(grp_conv2_Pipeline_RELU_fu_437_ap_ready),
    .mul_ln115(mul_ln109_reg_1370),
    .empty(empty_353_reg_1360),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1(grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1),
    .grp_fu_1453_p_din0(grp_conv2_Pipeline_RELU_fu_437_grp_fu_1453_p_din0),
    .grp_fu_1453_p_din1(grp_conv2_Pipeline_RELU_fu_437_grp_fu_1453_p_din1),
    .grp_fu_1453_p_opcode(grp_conv2_Pipeline_RELU_fu_437_grp_fu_1453_p_opcode),
    .grp_fu_1453_p_dout0(grp_fu_481_p_dout0),
    .grp_fu_1453_p_ce(grp_conv2_Pipeline_RELU_fu_437_grp_fu_1453_p_ce),
    .grp_fu_1461_p_din0(grp_conv2_Pipeline_RELU_fu_437_grp_fu_1461_p_din0),
    .grp_fu_1461_p_din1(grp_conv2_Pipeline_RELU_fu_437_grp_fu_1461_p_din1),
    .grp_fu_1461_p_opcode(grp_conv2_Pipeline_RELU_fu_437_grp_fu_1461_p_opcode),
    .grp_fu_1461_p_dout0(grp_fu_509_p_dout0),
    .grp_fu_1461_p_ce(grp_conv2_Pipeline_RELU_fu_437_grp_fu_1461_p_ce)
);

srcnn_conv2_Pipeline_5 grp_conv2_Pipeline_5_fu_449(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_5_fu_449_ap_start),
    .ap_done(grp_conv2_Pipeline_5_fu_449_ap_done),
    .ap_idle(grp_conv2_Pipeline_5_fu_449_ap_idle),
    .ap_ready(grp_conv2_Pipeline_5_fu_449_ap_ready),
    .m_axi_bundle_1_AWVALID(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWVALID),
    .m_axi_bundle_1_AWREADY(m_axi_bundle_1_AWREADY),
    .m_axi_bundle_1_AWADDR(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWADDR),
    .m_axi_bundle_1_AWID(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWID),
    .m_axi_bundle_1_AWLEN(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWLEN),
    .m_axi_bundle_1_AWSIZE(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWSIZE),
    .m_axi_bundle_1_AWBURST(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWBURST),
    .m_axi_bundle_1_AWLOCK(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWLOCK),
    .m_axi_bundle_1_AWCACHE(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWCACHE),
    .m_axi_bundle_1_AWPROT(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWPROT),
    .m_axi_bundle_1_AWQOS(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWQOS),
    .m_axi_bundle_1_AWREGION(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWREGION),
    .m_axi_bundle_1_AWUSER(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWUSER),
    .m_axi_bundle_1_WVALID(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WVALID),
    .m_axi_bundle_1_WREADY(m_axi_bundle_1_WREADY),
    .m_axi_bundle_1_WDATA(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WDATA),
    .m_axi_bundle_1_WSTRB(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WSTRB),
    .m_axi_bundle_1_WLAST(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WLAST),
    .m_axi_bundle_1_WID(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WID),
    .m_axi_bundle_1_WUSER(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WUSER),
    .m_axi_bundle_1_ARVALID(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARVALID),
    .m_axi_bundle_1_ARREADY(1'b0),
    .m_axi_bundle_1_ARADDR(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARADDR),
    .m_axi_bundle_1_ARID(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARID),
    .m_axi_bundle_1_ARLEN(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARLEN),
    .m_axi_bundle_1_ARSIZE(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARSIZE),
    .m_axi_bundle_1_ARBURST(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARBURST),
    .m_axi_bundle_1_ARLOCK(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARLOCK),
    .m_axi_bundle_1_ARCACHE(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARCACHE),
    .m_axi_bundle_1_ARPROT(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARPROT),
    .m_axi_bundle_1_ARQOS(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARQOS),
    .m_axi_bundle_1_ARREGION(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARREGION),
    .m_axi_bundle_1_ARUSER(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_ARUSER),
    .m_axi_bundle_1_RVALID(1'b0),
    .m_axi_bundle_1_RREADY(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_RREADY),
    .m_axi_bundle_1_RDATA(32'd0),
    .m_axi_bundle_1_RLAST(1'b0),
    .m_axi_bundle_1_RID(1'd0),
    .m_axi_bundle_1_RFIFONUM(13'd0),
    .m_axi_bundle_1_RUSER(1'd0),
    .m_axi_bundle_1_RRESP(2'd0),
    .m_axi_bundle_1_BVALID(m_axi_bundle_1_BVALID),
    .m_axi_bundle_1_BREADY(grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_BREADY),
    .m_axi_bundle_1_BRESP(m_axi_bundle_1_BRESP),
    .m_axi_bundle_1_BID(m_axi_bundle_1_BID),
    .m_axi_bundle_1_BUSER(m_axi_bundle_1_BUSER),
    .sext_ln122(trunc_ln2_reg_1376),
    .mul_ln115(mul_ln109_reg_1370),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0)
);

srcnn_conv2_Pipeline_RELU6 grp_conv2_Pipeline_RELU6_fu_463(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_RELU6_fu_463_ap_start),
    .ap_done(grp_conv2_Pipeline_RELU6_fu_463_ap_done),
    .ap_idle(grp_conv2_Pipeline_RELU6_fu_463_ap_idle),
    .ap_ready(grp_conv2_Pipeline_RELU6_fu_463_ap_ready),
    .mul_ln115_1(mul_ln109_1_reg_1401),
    .empty(empty_353_reg_1360),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1(grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1),
    .grp_fu_1453_p_din0(grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1453_p_din0),
    .grp_fu_1453_p_din1(grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1453_p_din1),
    .grp_fu_1453_p_opcode(grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1453_p_opcode),
    .grp_fu_1453_p_dout0(grp_fu_481_p_dout0),
    .grp_fu_1453_p_ce(grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1453_p_ce),
    .grp_fu_1461_p_din0(grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1461_p_din0),
    .grp_fu_1461_p_din1(grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1461_p_din1),
    .grp_fu_1461_p_opcode(grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1461_p_opcode),
    .grp_fu_1461_p_dout0(grp_fu_509_p_dout0),
    .grp_fu_1461_p_ce(grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1461_p_ce)
);

srcnn_conv2_Pipeline_7 grp_conv2_Pipeline_7_fu_475(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_7_fu_475_ap_start),
    .ap_done(grp_conv2_Pipeline_7_fu_475_ap_done),
    .ap_idle(grp_conv2_Pipeline_7_fu_475_ap_idle),
    .ap_ready(grp_conv2_Pipeline_7_fu_475_ap_ready),
    .m_axi_bundle_1_AWVALID(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWVALID),
    .m_axi_bundle_1_AWREADY(m_axi_bundle_1_AWREADY),
    .m_axi_bundle_1_AWADDR(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWADDR),
    .m_axi_bundle_1_AWID(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWID),
    .m_axi_bundle_1_AWLEN(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWLEN),
    .m_axi_bundle_1_AWSIZE(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWSIZE),
    .m_axi_bundle_1_AWBURST(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWBURST),
    .m_axi_bundle_1_AWLOCK(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWLOCK),
    .m_axi_bundle_1_AWCACHE(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWCACHE),
    .m_axi_bundle_1_AWPROT(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWPROT),
    .m_axi_bundle_1_AWQOS(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWQOS),
    .m_axi_bundle_1_AWREGION(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWREGION),
    .m_axi_bundle_1_AWUSER(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWUSER),
    .m_axi_bundle_1_WVALID(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WVALID),
    .m_axi_bundle_1_WREADY(m_axi_bundle_1_WREADY),
    .m_axi_bundle_1_WDATA(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WDATA),
    .m_axi_bundle_1_WSTRB(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WSTRB),
    .m_axi_bundle_1_WLAST(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WLAST),
    .m_axi_bundle_1_WID(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WID),
    .m_axi_bundle_1_WUSER(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WUSER),
    .m_axi_bundle_1_ARVALID(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARVALID),
    .m_axi_bundle_1_ARREADY(1'b0),
    .m_axi_bundle_1_ARADDR(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARADDR),
    .m_axi_bundle_1_ARID(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARID),
    .m_axi_bundle_1_ARLEN(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARLEN),
    .m_axi_bundle_1_ARSIZE(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARSIZE),
    .m_axi_bundle_1_ARBURST(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARBURST),
    .m_axi_bundle_1_ARLOCK(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARLOCK),
    .m_axi_bundle_1_ARCACHE(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARCACHE),
    .m_axi_bundle_1_ARPROT(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARPROT),
    .m_axi_bundle_1_ARQOS(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARQOS),
    .m_axi_bundle_1_ARREGION(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARREGION),
    .m_axi_bundle_1_ARUSER(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_ARUSER),
    .m_axi_bundle_1_RVALID(1'b0),
    .m_axi_bundle_1_RREADY(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_RREADY),
    .m_axi_bundle_1_RDATA(32'd0),
    .m_axi_bundle_1_RLAST(1'b0),
    .m_axi_bundle_1_RID(1'd0),
    .m_axi_bundle_1_RFIFONUM(13'd0),
    .m_axi_bundle_1_RUSER(1'd0),
    .m_axi_bundle_1_RRESP(2'd0),
    .m_axi_bundle_1_BVALID(m_axi_bundle_1_BVALID),
    .m_axi_bundle_1_BREADY(grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_BREADY),
    .m_axi_bundle_1_BRESP(m_axi_bundle_1_BRESP),
    .m_axi_bundle_1_BID(m_axi_bundle_1_BID),
    .m_axi_bundle_1_BUSER(m_axi_bundle_1_BUSER),
    .sext_ln122_1(trunc_ln122_1_reg_1407),
    .mul_ln115_1(mul_ln109_1_reg_1401),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0)
);

srcnn_conv2_Pipeline_BW grp_conv2_Pipeline_BW_fu_489(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_BW_fu_489_ap_start),
    .ap_done(grp_conv2_Pipeline_BW_fu_489_ap_done),
    .ap_idle(grp_conv2_Pipeline_BW_fu_489_ap_idle),
    .ap_ready(grp_conv2_Pipeline_BW_fu_489_ap_ready),
    .sub_ln67(sub_ln67_reg_1431),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0(grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0(grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0(grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0(grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0(grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0(grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0)
);

srcnn_conv2_Pipeline_BW7 grp_conv2_Pipeline_BW7_fu_500(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_BW7_fu_500_ap_start),
    .ap_done(grp_conv2_Pipeline_BW7_fu_500_ap_done),
    .ap_idle(grp_conv2_Pipeline_BW7_fu_500_ap_idle),
    .ap_ready(grp_conv2_Pipeline_BW7_fu_500_ap_ready),
    .add_ln67(add_ln67_reg_1443),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0(grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0(grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0(grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0(grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0(grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0(grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0)
);

srcnn_conv2_Pipeline_BW8 grp_conv2_Pipeline_BW8_fu_511(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_Pipeline_BW8_fu_511_ap_start),
    .ap_done(grp_conv2_Pipeline_BW8_fu_511_ap_done),
    .ap_idle(grp_conv2_Pipeline_BW8_fu_511_ap_idle),
    .ap_ready(grp_conv2_Pipeline_BW8_fu_511_ap_ready),
    .add_ln67_1(add_ln67_1_reg_1448),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0(grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0(grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0(grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0(grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0(grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0(grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0(grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0(grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0(grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0(grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0(grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0),
    .conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0(grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0)
);

srcnn_mul_11s_8ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
mul_11s_8ns_14_1_1_U358(
    .din0(add_ln50_fu_847_p2),
    .din1(mul_ln50_fu_857_p1),
    .dout(mul_ln50_fu_857_p2)
);

srcnn_mul_7s_8ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_7s_8ns_10_1_1_U359(
    .din0(add_ln50_1_fu_863_p2),
    .din1(mul_ln45_fu_873_p1),
    .dout(mul_ln45_fu_873_p2)
);

srcnn_mul_5ns_19ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 23 ))
mul_5ns_19ns_23_1_1_U360(
    .din0(mul_ln112_fu_929_p0),
    .din1(mul_ln112_fu_929_p1),
    .dout(mul_ln112_fu_929_p2)
);

srcnn_mul_7s_8ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_7s_8ns_10_1_1_U361(
    .din0(add_ln115_fu_984_p2),
    .din1(mul_ln109_fu_993_p1),
    .dout(mul_ln109_fu_993_p2)
);

srcnn_mul_7s_8ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_7s_8ns_10_1_1_U362(
    .din0(add_ln115_1_reg_1387),
    .din1(mul_ln109_1_fu_1144_p1),
    .dout(mul_ln109_1_fu_1144_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_5_fu_449_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_conv2_Pipeline_5_fu_449_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_5_fu_449_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_5_fu_449_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_7_fu_475_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            grp_conv2_Pipeline_7_fu_475_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_7_fu_475_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_7_fu_475_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_BW7_fu_500_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state37)) begin
            grp_conv2_Pipeline_BW7_fu_500_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_BW7_fu_500_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_BW7_fu_500_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_BW8_fu_511_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state39)) begin
            grp_conv2_Pipeline_BW8_fu_511_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_BW8_fu_511_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_BW8_fu_511_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_BW_fu_489_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln62_fu_1180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
            grp_conv2_Pipeline_BW_fu_489_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_BW_fu_489_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_BW_fu_489_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_COL_fu_418_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_conv2_Pipeline_COL_fu_418_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_COL_fu_418_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_COL_fu_418_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln32_fu_570_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0))) begin
            grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_RELU6_fu_463_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln109_reg_1366 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0)) & (icmp_ln109_1_reg_1392 == 1'd0) & (icmp_ln109_reg_1366 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
            grp_conv2_Pipeline_RELU6_fu_463_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_RELU6_fu_463_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_RELU6_fu_463_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_Pipeline_RELU_fu_437_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln109_fu_974_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
            grp_conv2_Pipeline_RELU_fu_437_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_Pipeline_RELU_fu_437_ap_ready == 1'b1)) begin
            grp_conv2_Pipeline_RELU_fu_437_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((m_axi_biases_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        bh_reg_372 <= 3'd0;
    end else if (((m_axi_bundle_1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        bh_reg_372 <= add_ln109_reg_1413;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_652_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        bout_1_reg_360 <= 3'd0;
    end else if ((~((icmp_ln109_reg_1366 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state26) & ((icmp_ln109_1_reg_1392 == 1'd1) | (icmp_ln109_reg_1366 == 1'd0)))) begin
        bout_1_reg_360 <= add_ln108_reg_1343;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        h_fu_206 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd1))) begin
        h_fu_206 <= add_ln32_fu_622_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        i_reg_338 <= 7'd0;
    end else if (((grp_conv2_Pipeline_COL_fu_418_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        i_reg_338 <= select_ln41_1_reg_1305;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        indvar_flatten32_reg_327 <= 9'd0;
    end else if (((grp_conv2_Pipeline_COL_fu_418_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        indvar_flatten32_reg_327 <= select_ln41_3_reg_1330;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        indvar_flatten63_reg_305 <= 10'd0;
    end else if (((grp_conv2_Pipeline_COL_fu_418_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        indvar_flatten63_reg_305 <= add_ln40_1_reg_1295;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        indvar_reg_282 <= 4'd0;
    end else if (((icmp_ln62_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        indvar_reg_282 <= add_ln36_1_reg_1282;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_fu_904_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        o_1_reg_384 <= 3'd0;
    end else if (((grp_conv2_Pipeline_BW8_fu_511_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        o_1_reg_384 <= add_ln62_reg_1426;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        o_reg_316 <= 3'd0;
    end else if (((grp_conv2_Pipeline_COL_fu_418_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        o_reg_316 <= select_ln40_1_reg_1300;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        out_reg_293 <= 6'd0;
    end else if (((icmp_ln62_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
        out_reg_293 <= add_ln36_fu_1211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        r_reg_349 <= 2'd0;
    end else if (((grp_conv2_Pipeline_COL_fu_418_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        r_reg_349 <= add_ln45_reg_1325;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln108_reg_1343 <= add_ln108_fu_910_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_1_reg_1392 == 1'd0) & (icmp_ln109_reg_1366 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        add_ln109_reg_1413 <= add_ln109_fu_1160_p2;
        trunc_ln122_1_reg_1407 <= {{add_ln112_4_reg_1382[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_fu_974_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        add_ln112_4_reg_1382 <= add_ln112_4_fu_1111_p2;
        add_ln115_1_reg_1387 <= add_ln115_1_fu_1120_p2;
        icmp_ln109_1_reg_1392 <= icmp_ln109_1_fu_1125_p2;
        mul_ln109_reg_1370 <= mul_ln109_fu_993_p2;
        trunc_ln2_reg_1376 <= {{add_ln112_2_fu_1047_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln108_fu_904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        add_ln112_reg_1348 <= add_ln112_fu_939_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln36_1_reg_1282 <= add_ln36_1_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln40_1_reg_1295 <= add_ln40_1_fu_658_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_652_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        add_ln45_reg_1325 <= add_ln45_fu_879_p2;
        mul_ln45_reg_1320 <= mul_ln45_fu_873_p2;
        mul_ln50_reg_1315 <= mul_ln50_fu_857_p2;
        select_ln40_1_reg_1300 <= select_ln40_1_fu_684_p3;
        select_ln41_1_reg_1305 <= select_ln41_1_fu_776_p3;
        select_ln41_3_reg_1330 <= select_ln41_3_fu_891_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        add_ln62_reg_1426 <= add_ln62_fu_1186_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        add_ln67_1_reg_1448 <= add_ln67_1_fu_1223_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        add_ln67_reg_1443 <= add_ln67_fu_1217_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        biases_addr_reg_1256 <= sext_ln36_1_fu_552_p1;
        trunc_ln_reg_1246 <= {{conv2_weights[63:2]}};
        weights_addr_reg_1251 <= sext_ln36_fu_532_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        bitcast_ln41_reg_1335 <= bitcast_ln41_fu_899_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        empty_353_reg_1360 <= empty_353_fu_970_p1;
        sext_ln108_reg_1354 <= sext_ln108_fu_966_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        icmp_ln109_reg_1366 <= icmp_ln109_fu_974_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_reg_1366 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        mul_ln109_1_reg_1401 <= mul_ln109_1_fu_1144_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln62_fu_1180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        sub_ln67_reg_1431 <= sub_ln67_fu_1204_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln32_fu_570_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        sub_ln80_reg_1268[18 : 2] <= sub_ln80_fu_600_p2[18 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln104_reg_1287 <= trunc_ln104_fu_632_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        zext_ln105_reg_1273[7 : 0] <= zext_ln105_fu_607_p1[7 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_COL_fu_418_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((m_axi_biases_RVALID == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if (((grp_conv2_Pipeline_RELU_fu_437_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0))) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_5_fu_449_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln109_reg_1366 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0))) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv2_Pipeline_RELU6_fu_463_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0))) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_7_fu_475_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((m_axi_bundle_1_BVALID == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_BW_fu_489_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_Pipeline_BW7_fu_500_ap_done == 1'b0)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if (((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_done == 1'b0) | (1'b1 == ap_block_state3_io))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_conv2_Pipeline_BW8_fu_511_ap_done == 1'b0)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln32_fu_570_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln32_fu_570_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        biases_blk_n_AR = m_axi_biases_ARREADY;
    end else begin
        biases_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        biases_blk_n_R = m_axi_biases_RVALID;
    end else begin
        biases_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state19))) begin
        bundle_1_blk_n_AW = m_axi_bundle_1_AWREADY;
    end else begin
        bundle_1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | ((icmp_ln109_reg_1366 == 1'd1) & (1'b1 == ap_CS_fsm_state26)))) begin
        bundle_1_blk_n_B = m_axi_bundle_1_BVALID;
    end else begin
        bundle_1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0 = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_7_fu_475_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_5_fu_449_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = grp_conv2_Pipeline_BW8_fu_511_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = grp_conv2_Pipeline_BW7_fu_500_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = grp_conv2_Pipeline_BW_fu_489_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = grp_conv2_Pipeline_RELU6_fu_463_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = grp_conv2_Pipeline_RELU_fu_437_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1 = grp_conv2_Pipeline_COL_fu_418_conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1453_ce = grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1453_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1453_ce = grp_conv2_Pipeline_RELU_fu_437_grp_fu_1453_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1453_ce = grp_conv2_Pipeline_COL_fu_418_grp_fu_1453_p_ce;
    end else begin
        grp_fu_1453_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1453_p0 = grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1453_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1453_p0 = grp_conv2_Pipeline_RELU_fu_437_grp_fu_1453_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1453_p0 = grp_conv2_Pipeline_COL_fu_418_grp_fu_1453_p_din0;
    end else begin
        grp_fu_1453_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1453_p1 = grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1453_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1453_p1 = grp_conv2_Pipeline_RELU_fu_437_grp_fu_1453_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1453_p1 = grp_conv2_Pipeline_COL_fu_418_grp_fu_1453_p_din1;
    end else begin
        grp_fu_1453_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_1457_ce = grp_conv2_Pipeline_COL_fu_418_grp_fu_1457_p_ce;
    end else begin
        grp_fu_1457_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1461_ce = grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1461_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1461_ce = grp_conv2_Pipeline_RELU_fu_437_grp_fu_1461_p_ce;
    end else begin
        grp_fu_1461_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1461_opcode = grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1461_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1461_opcode = grp_conv2_Pipeline_RELU_fu_437_grp_fu_1461_p_opcode;
    end else begin
        grp_fu_1461_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1461_p0 = grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1461_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1461_p0 = grp_conv2_Pipeline_RELU_fu_437_grp_fu_1461_p_din0;
    end else begin
        grp_fu_1461_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1461_p1 = grp_conv2_Pipeline_RELU6_fu_463_grp_fu_1461_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_1461_p1 = grp_conv2_Pipeline_RELU_fu_437_grp_fu_1461_p_din1;
    end else begin
        grp_fu_1461_p1 = 'bx;
    end
end

always @ (*) begin
    if ((~((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_done == 1'b0) | (1'b1 == ap_block_state3_io)) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_biases_ARVALID = 1'b1;
    end else begin
        m_axi_biases_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_biases_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_biases_RREADY = 1'b1;
    end else begin
        m_axi_biases_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_conv2_Pipeline_RELU6_fu_463_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_bundle_1_AWADDR = sext_ln122_1_fu_1166_p1;
    end else if ((~((grp_conv2_Pipeline_RELU_fu_437_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_bundle_1_AWADDR = sext_ln122_fu_1131_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_AWADDR = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_AWADDR = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWADDR;
    end else begin
        m_axi_bundle_1_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_AWBURST = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_AWBURST = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWBURST;
    end else begin
        m_axi_bundle_1_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_AWCACHE = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_AWCACHE = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWCACHE;
    end else begin
        m_axi_bundle_1_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_AWID = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWID;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_AWID = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWID;
    end else begin
        m_axi_bundle_1_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((~((grp_conv2_Pipeline_RELU6_fu_463_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27)) | (~((grp_conv2_Pipeline_RELU_fu_437_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        m_axi_bundle_1_AWLEN = 32'd255;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_AWLEN = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_AWLEN = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWLEN;
    end else begin
        m_axi_bundle_1_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_AWLOCK = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_AWLOCK = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWLOCK;
    end else begin
        m_axi_bundle_1_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_AWPROT = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_AWPROT = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWPROT;
    end else begin
        m_axi_bundle_1_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_AWQOS = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_AWQOS = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWQOS;
    end else begin
        m_axi_bundle_1_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_AWREGION = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_AWREGION = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWREGION;
    end else begin
        m_axi_bundle_1_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_AWSIZE = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_AWSIZE = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWSIZE;
    end else begin
        m_axi_bundle_1_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_AWUSER = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_AWUSER = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWUSER;
    end else begin
        m_axi_bundle_1_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((~((grp_conv2_Pipeline_RELU6_fu_463_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27)) | (~((grp_conv2_Pipeline_RELU_fu_437_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        m_axi_bundle_1_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_AWVALID = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_AWVALID = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_AWVALID;
    end else begin
        m_axi_bundle_1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_bundle_1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34)) | (~((icmp_ln109_reg_1366 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0)) & (icmp_ln109_reg_1366 == 1'd1) & (1'b1 == ap_CS_fsm_state26)))) begin
        m_axi_bundle_1_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_BREADY = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_BREADY = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_BREADY;
    end else begin
        m_axi_bundle_1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_WDATA = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_WDATA = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WDATA;
    end else begin
        m_axi_bundle_1_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_WID = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WID;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_WID = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WID;
    end else begin
        m_axi_bundle_1_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_WLAST = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_WLAST = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WLAST;
    end else begin
        m_axi_bundle_1_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_WSTRB = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_WSTRB = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WSTRB;
    end else begin
        m_axi_bundle_1_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_WUSER = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_WUSER = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WUSER;
    end else begin
        m_axi_bundle_1_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_bundle_1_WVALID = grp_conv2_Pipeline_7_fu_475_m_axi_bundle_1_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_bundle_1_WVALID = grp_conv2_Pipeline_5_fu_449_m_axi_bundle_1_WVALID;
    end else begin
        m_axi_bundle_1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln32_fu_570_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_bundle_2_ARVALID = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARVALID;
    end else begin
        m_axi_bundle_2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln32_fu_570_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_bundle_2_RREADY = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_RREADY;
    end else begin
        m_axi_bundle_2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_done == 1'b0) | (1'b1 == ap_block_state3_io)) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_weights_ARADDR = weights_addr_reg_1251;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_ARADDR = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARADDR;
    end else begin
        m_axi_weights_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_ARBURST = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARBURST;
    end else begin
        m_axi_weights_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_ARCACHE = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARCACHE;
    end else begin
        m_axi_weights_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_ARID = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARID;
    end else begin
        m_axi_weights_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((~((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_done == 1'b0) | (1'b1 == ap_block_state3_io)) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_weights_ARLEN = 32'd2048;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_ARLEN = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARLEN;
    end else begin
        m_axi_weights_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_ARLOCK = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARLOCK;
    end else begin
        m_axi_weights_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_ARPROT = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARPROT;
    end else begin
        m_axi_weights_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_ARQOS = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARQOS;
    end else begin
        m_axi_weights_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_ARREGION = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARREGION;
    end else begin
        m_axi_weights_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_ARSIZE = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARSIZE;
    end else begin
        m_axi_weights_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_ARUSER = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARUSER;
    end else begin
        m_axi_weights_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_done == 1'b0) | (1'b1 == ap_block_state3_io)) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_weights_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_ARVALID = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_ARVALID;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd0)))) begin
        m_axi_weights_RREADY = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_m_axi_weights_RREADY;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        weight_buffer_address0 = zext_ln41_fu_834_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        weight_buffer_address0 = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_address0;
    end else begin
        weight_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        weight_buffer_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        weight_buffer_ce0 = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_ce0;
    end else begin
        weight_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        weight_buffer_we0 = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_weight_buffer_we0;
    end else begin
        weight_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        weights_blk_n_AR = m_axi_weights_ARREADY;
    end else begin
        weights_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln32_fu_570_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_done == 1'b0) | (1'b1 == ap_block_state3_io)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln36_fu_610_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln40_fu_652_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_conv2_Pipeline_COL_fu_418_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln108_fu_904_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((m_axi_biases_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln109_fu_974_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if ((~((grp_conv2_Pipeline_RELU_fu_437_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_conv2_Pipeline_5_fu_449_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if ((~((icmp_ln109_reg_1366 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state26) & ((icmp_ln109_1_reg_1392 == 1'd1) | (icmp_ln109_reg_1366 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if ((~((icmp_ln109_reg_1366 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0)) & (icmp_ln109_1_reg_1392 == 1'd0) & (icmp_ln109_reg_1366 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if ((~((grp_conv2_Pipeline_RELU6_fu_463_ap_done == 1'b0) | (m_axi_bundle_1_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_conv2_Pipeline_7_fu_475_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((m_axi_bundle_1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((icmp_ln62_fu_1180_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((grp_conv2_Pipeline_BW_fu_489_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((grp_conv2_Pipeline_BW7_fu_500_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((grp_conv2_Pipeline_BW8_fu_511_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln108_fu_910_p2 = (bout_1_reg_360 + 3'd1);

assign add_ln109_fu_1160_p2 = (bh_reg_372 + 3'd2);

assign add_ln112_1_fu_1008_p2 = (zext_ln109_fu_1004_p1 + zext_ln105_reg_1273);

assign add_ln112_2_fu_1047_p2 = ($signed(sext_ln112_fu_1043_p1) + $signed(add_ln112_reg_1348));

assign add_ln112_3_fu_1072_p2 = (zext_ln112_3_fu_1068_p1 + zext_ln105_reg_1273);

assign add_ln112_4_fu_1111_p2 = ($signed(sext_ln112_1_fu_1107_p1) + $signed(add_ln112_reg_1348));

assign add_ln112_fu_939_p2 = (zext_ln112_fu_935_p1 + output_ftmap);

assign add_ln115_1_fu_1120_p2 = ($signed(sext_ln108_reg_1354) + $signed(zext_ln115_5_fu_1116_p1));

assign add_ln115_fu_984_p2 = ($signed(sext_ln108_reg_1354) + $signed(zext_ln115_4_fu_980_p1));

assign add_ln32_fu_622_p2 = (h_fu_206 + 8'd3);

assign add_ln36_1_fu_616_p2 = (indvar_reg_282 + 4'd1);

assign add_ln36_fu_1211_p2 = (out_reg_293 + 6'd4);

assign add_ln40_1_fu_658_p2 = (indvar_flatten63_reg_305 + 10'd1);

assign add_ln40_fu_664_p2 = (o_reg_316 + 3'd1);

assign add_ln41_1_fu_885_p2 = (indvar_flatten32_reg_327 + 9'd1);

assign add_ln41_fu_756_p2 = (select_ln40_fu_676_p3 + 7'd1);

assign add_ln45_fu_879_p2 = (select_ln41_fu_768_p3 + 2'd1);

assign add_ln50_1_fu_863_p2 = ($signed(sext_ln40_fu_714_p1) + $signed(zext_ln50_31_fu_839_p1));

assign add_ln50_fu_847_p2 = ($signed(sext_ln43_fu_806_p1) + $signed(zext_ln50_32_fu_843_p1));

assign add_ln62_fu_1186_p2 = (o_1_reg_384 + 3'd1);

assign add_ln67_1_fu_1223_p2 = (sub_ln67_reg_1431 + 10'd170);

assign add_ln67_fu_1217_p2 = (sub_ln67_reg_1431 + 10'd85);

assign and_ln40_fu_750_p2 = (xor_ln40_fu_738_p2 & icmp_ln45_fu_744_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

always @ (*) begin
    ap_block_state26 = ((icmp_ln109_reg_1366 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state26_ignore_call0 = ((icmp_ln109_reg_1366 == 1'd1) & (m_axi_bundle_1_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = ((m_axi_biases_ARREADY == 1'b0) | (m_axi_weights_ARREADY == 1'b0));
end

assign bitcast_ln41_fu_899_p1 = weight_buffer_q0;

assign empty_352_fu_920_p2 = (zext_ln108_fu_916_p1 + trunc_ln104_reg_1287);

assign empty_353_fu_970_p1 = m_axi_biases_RDATA;

assign grp_conv2_Pipeline_5_fu_449_ap_start = grp_conv2_Pipeline_5_fu_449_ap_start_reg;

assign grp_conv2_Pipeline_7_fu_475_ap_start = grp_conv2_Pipeline_7_fu_475_ap_start_reg;

assign grp_conv2_Pipeline_BW7_fu_500_ap_start = grp_conv2_Pipeline_BW7_fu_500_ap_start_reg;

assign grp_conv2_Pipeline_BW8_fu_511_ap_start = grp_conv2_Pipeline_BW8_fu_511_ap_start_reg;

assign grp_conv2_Pipeline_BW_fu_489_ap_start = grp_conv2_Pipeline_BW_fu_489_ap_start_reg;

assign grp_conv2_Pipeline_COL_fu_418_ap_start = grp_conv2_Pipeline_COL_fu_418_ap_start_reg;

assign grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_start = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_ap_start_reg;

assign grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_start = grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409_ap_start_reg;

assign grp_conv2_Pipeline_RELU6_fu_463_ap_start = grp_conv2_Pipeline_RELU6_fu_463_ap_start_reg;

assign grp_conv2_Pipeline_RELU_fu_437_ap_start = grp_conv2_Pipeline_RELU_fu_437_ap_start_reg;

assign grp_fu_481_p_ce = grp_fu_1453_ce;

assign grp_fu_481_p_din0 = grp_fu_1453_p0;

assign grp_fu_481_p_din1 = grp_fu_1453_p1;

assign grp_fu_481_p_opcode = 2'd0;

assign grp_fu_497_p_ce = grp_fu_1457_ce;

assign grp_fu_497_p_din0 = grp_conv2_Pipeline_COL_fu_418_grp_fu_1457_p_din0;

assign grp_fu_497_p_din1 = grp_conv2_Pipeline_COL_fu_418_grp_fu_1457_p_din1;

assign grp_fu_509_p_ce = grp_fu_1461_ce;

assign grp_fu_509_p_din0 = grp_fu_1461_p0;

assign grp_fu_509_p_din1 = grp_fu_1461_p1;

assign grp_fu_509_p_opcode = grp_fu_1461_opcode;

assign icmp_ln108_fu_904_p2 = ((bout_1_reg_360 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln109_1_fu_1125_p2 = ((or_ln112_fu_1062_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_974_p2 = ((bh_reg_372 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_570_p2 = ((h_fu_206 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_610_p2 = ((indvar_reg_282 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_652_p2 = ((indvar_flatten63_reg_305 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_670_p2 = ((indvar_flatten32_reg_327 == 9'd192) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_744_p2 = ((r_reg_349 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_1180_p2 = ((o_1_reg_384 == 3'd4) ? 1'b1 : 1'b0);

assign lshr_ln43_mid1_fu_818_p3 = {{trunc_ln43_4_fu_814_p1}, {trunc_ln43_3_fu_810_p1}};

assign lshr_ln43_mid_fu_722_p3 = {{trunc_ln43_2_fu_718_p1}, {6'd0}};

assign lshr_ln_fu_644_p3 = {{trunc_ln43_1_fu_640_p1}, {trunc_ln43_fu_636_p1}};

assign m_axi_biases_ARADDR = biases_addr_reg_1256;

assign m_axi_biases_ARBURST = 2'd0;

assign m_axi_biases_ARCACHE = 4'd0;

assign m_axi_biases_ARID = 1'd0;

assign m_axi_biases_ARLEN = 32'd32;

assign m_axi_biases_ARLOCK = 2'd0;

assign m_axi_biases_ARPROT = 3'd0;

assign m_axi_biases_ARQOS = 4'd0;

assign m_axi_biases_ARREGION = 4'd0;

assign m_axi_biases_ARSIZE = 3'd0;

assign m_axi_biases_ARUSER = 1'd0;

assign m_axi_biases_AWADDR = 64'd0;

assign m_axi_biases_AWBURST = 2'd0;

assign m_axi_biases_AWCACHE = 4'd0;

assign m_axi_biases_AWID = 1'd0;

assign m_axi_biases_AWLEN = 32'd0;

assign m_axi_biases_AWLOCK = 2'd0;

assign m_axi_biases_AWPROT = 3'd0;

assign m_axi_biases_AWQOS = 4'd0;

assign m_axi_biases_AWREGION = 4'd0;

assign m_axi_biases_AWSIZE = 3'd0;

assign m_axi_biases_AWUSER = 1'd0;

assign m_axi_biases_AWVALID = 1'b0;

assign m_axi_biases_BREADY = 1'b0;

assign m_axi_biases_WDATA = 32'd0;

assign m_axi_biases_WID = 1'd0;

assign m_axi_biases_WLAST = 1'b0;

assign m_axi_biases_WSTRB = 4'd0;

assign m_axi_biases_WUSER = 1'd0;

assign m_axi_biases_WVALID = 1'b0;

assign m_axi_bundle_1_ARADDR = 64'd0;

assign m_axi_bundle_1_ARBURST = 2'd0;

assign m_axi_bundle_1_ARCACHE = 4'd0;

assign m_axi_bundle_1_ARID = 1'd0;

assign m_axi_bundle_1_ARLEN = 32'd0;

assign m_axi_bundle_1_ARLOCK = 2'd0;

assign m_axi_bundle_1_ARPROT = 3'd0;

assign m_axi_bundle_1_ARQOS = 4'd0;

assign m_axi_bundle_1_ARREGION = 4'd0;

assign m_axi_bundle_1_ARSIZE = 3'd0;

assign m_axi_bundle_1_ARUSER = 1'd0;

assign m_axi_bundle_1_ARVALID = 1'b0;

assign m_axi_bundle_1_RREADY = 1'b0;

assign m_axi_bundle_2_ARADDR = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARADDR;

assign m_axi_bundle_2_ARBURST = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARBURST;

assign m_axi_bundle_2_ARCACHE = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARCACHE;

assign m_axi_bundle_2_ARID = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARID;

assign m_axi_bundle_2_ARLEN = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARLEN;

assign m_axi_bundle_2_ARLOCK = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARLOCK;

assign m_axi_bundle_2_ARPROT = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARPROT;

assign m_axi_bundle_2_ARQOS = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARQOS;

assign m_axi_bundle_2_ARREGION = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARREGION;

assign m_axi_bundle_2_ARSIZE = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARSIZE;

assign m_axi_bundle_2_ARUSER = grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395_m_axi_bundle_2_ARUSER;

assign m_axi_bundle_2_AWADDR = 64'd0;

assign m_axi_bundle_2_AWBURST = 2'd0;

assign m_axi_bundle_2_AWCACHE = 4'd0;

assign m_axi_bundle_2_AWID = 1'd0;

assign m_axi_bundle_2_AWLEN = 32'd0;

assign m_axi_bundle_2_AWLOCK = 2'd0;

assign m_axi_bundle_2_AWPROT = 3'd0;

assign m_axi_bundle_2_AWQOS = 4'd0;

assign m_axi_bundle_2_AWREGION = 4'd0;

assign m_axi_bundle_2_AWSIZE = 3'd0;

assign m_axi_bundle_2_AWUSER = 1'd0;

assign m_axi_bundle_2_AWVALID = 1'b0;

assign m_axi_bundle_2_BREADY = 1'b0;

assign m_axi_bundle_2_WDATA = 32'd0;

assign m_axi_bundle_2_WID = 1'd0;

assign m_axi_bundle_2_WLAST = 1'b0;

assign m_axi_bundle_2_WSTRB = 4'd0;

assign m_axi_bundle_2_WUSER = 1'd0;

assign m_axi_bundle_2_WVALID = 1'b0;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 32'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 4'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign mul_ln109_1_fu_1144_p1 = 10'd85;

assign mul_ln109_fu_993_p1 = 10'd85;

assign mul_ln112_fu_929_p0 = mul_ln112_fu_929_p00;

assign mul_ln112_fu_929_p00 = empty_352_fu_920_p2;

assign mul_ln112_fu_929_p1 = 23'd260100;

assign mul_ln45_fu_873_p1 = 10'd85;

assign mul_ln50_fu_857_p1 = 14'd85;

assign or_ln112_fu_1062_p2 = (trunc_ln109_fu_1000_p1 | 2'd1);

assign or_ln41_fu_762_p2 = (icmp_ln41_fu_670_p2 | and_ln40_fu_750_p2);

assign p_shl1_fu_788_p3 = {{select_ln41_1_fu_776_p3}, {2'd0}};

assign select_ln40_1_fu_684_p3 = ((icmp_ln41_fu_670_p2[0:0] == 1'b1) ? add_ln40_fu_664_p2 : o_reg_316);

assign select_ln40_2_fu_730_p3 = ((icmp_ln41_fu_670_p2[0:0] == 1'b1) ? lshr_ln43_mid_fu_722_p3 : lshr_ln_fu_644_p3);

assign select_ln40_fu_676_p3 = ((icmp_ln41_fu_670_p2[0:0] == 1'b1) ? 7'd0 : i_reg_338);

assign select_ln41_1_fu_776_p3 = ((and_ln40_fu_750_p2[0:0] == 1'b1) ? add_ln41_fu_756_p2 : select_ln40_fu_676_p3);

assign select_ln41_2_fu_826_p3 = ((and_ln40_fu_750_p2[0:0] == 1'b1) ? lshr_ln43_mid1_fu_818_p3 : select_ln40_2_fu_730_p3);

assign select_ln41_3_fu_891_p3 = ((icmp_ln41_fu_670_p2[0:0] == 1'b1) ? 9'd1 : add_ln41_1_fu_885_p2);

assign select_ln41_fu_768_p3 = ((or_ln41_fu_762_p2[0:0] == 1'b1) ? 2'd0 : r_reg_349);

assign sext_ln108_fu_966_p1 = $signed(sub_ln115_fu_960_p2);

assign sext_ln112_1_fu_1107_p1 = $signed(sub_ln112_1_fu_1101_p2);

assign sext_ln112_fu_1043_p1 = $signed(sub_ln112_fu_1037_p2);

assign sext_ln122_1_fu_1166_p1 = $signed(trunc_ln122_1_reg_1407);

assign sext_ln122_fu_1131_p1 = $signed(trunc_ln2_reg_1376);

assign sext_ln36_1_fu_552_p1 = $signed(trunc_ln36_1_fu_542_p4);

assign sext_ln36_fu_532_p1 = trunc_ln_fu_522_p4;

assign sext_ln40_fu_714_p1 = $signed(sub_ln50_fu_708_p2);

assign sext_ln43_fu_806_p1 = $signed(sub_ln50_1_fu_800_p2);

assign shl_ln112_1_fu_1025_p3 = {{add_ln112_1_fu_1008_p2}, {2'd0}};

assign shl_ln112_2_fu_1077_p3 = {{add_ln112_3_fu_1072_p2}, {10'd0}};

assign shl_ln112_3_fu_1089_p3 = {{add_ln112_3_fu_1072_p2}, {2'd0}};

assign shl_ln2_fu_1013_p3 = {{add_ln112_1_fu_1008_p2}, {10'd0}};

assign shl_ln80_1_fu_588_p3 = {{h_fu_206}, {2'd0}};

assign shl_ln_fu_576_p3 = {{h_fu_206}, {10'd0}};

assign sub_ln112_1_fu_1101_p2 = (zext_ln112_4_fu_1085_p1 - zext_ln112_5_fu_1097_p1);

assign sub_ln112_fu_1037_p2 = (zext_ln112_1_fu_1021_p1 - zext_ln112_2_fu_1033_p1);

assign sub_ln115_fu_960_p2 = (zext_ln115_3_fu_956_p1 - zext_ln115_fu_944_p1);

assign sub_ln50_1_fu_800_p2 = (zext_ln50_30_fu_796_p1 - zext_ln50_29_fu_784_p1);

assign sub_ln50_fu_708_p2 = (zext_ln50_28_fu_704_p1 - zext_ln50_fu_692_p1);

assign sub_ln67_fu_1204_p2 = (tmp_30_fu_1196_p3 - zext_ln67_fu_1192_p1);

assign sub_ln80_fu_600_p2 = (zext_ln80_fu_584_p1 - zext_ln80_1_fu_596_p1);

assign tmp_29_fu_948_p3 = {{bout_1_reg_360}, {2'd0}};

assign tmp_30_fu_1196_p3 = {{trunc_ln62_fu_1176_p1}, {8'd0}};

assign tmp_s_fu_696_p3 = {{select_ln40_1_fu_684_p3}, {2'd0}};

assign trunc_ln104_fu_632_p1 = out_reg_293[4:0];

assign trunc_ln109_fu_1000_p1 = bh_reg_372[1:0];

assign trunc_ln36_1_fu_542_p4 = {{conv2_biases[63:2]}};

assign trunc_ln43_1_fu_640_p1 = o_reg_316[1:0];

assign trunc_ln43_2_fu_718_p1 = add_ln40_fu_664_p2[1:0];

assign trunc_ln43_3_fu_810_p1 = add_ln41_fu_756_p2[5:0];

assign trunc_ln43_4_fu_814_p1 = select_ln40_1_fu_684_p3[1:0];

assign trunc_ln43_fu_636_p1 = i_reg_338[5:0];

assign trunc_ln62_fu_1176_p1 = o_1_reg_384[1:0];

assign trunc_ln_fu_522_p4 = {{conv2_weights[63:2]}};

assign xor_ln40_fu_738_p2 = (icmp_ln41_fu_670_p2 ^ 1'd1);

assign zext_ln105_fu_607_p1 = h_fu_206;

assign zext_ln108_fu_916_p1 = bout_1_reg_360;

assign zext_ln109_fu_1004_p1 = bh_reg_372;

assign zext_ln112_1_fu_1021_p1 = shl_ln2_fu_1013_p3;

assign zext_ln112_2_fu_1033_p1 = shl_ln112_1_fu_1025_p3;

assign zext_ln112_3_fu_1068_p1 = or_ln112_fu_1062_p2;

assign zext_ln112_4_fu_1085_p1 = shl_ln112_2_fu_1077_p3;

assign zext_ln112_5_fu_1097_p1 = shl_ln112_3_fu_1089_p3;

assign zext_ln112_fu_935_p1 = mul_ln112_fu_929_p2;

assign zext_ln115_3_fu_956_p1 = tmp_29_fu_948_p3;

assign zext_ln115_4_fu_980_p1 = bh_reg_372;

assign zext_ln115_5_fu_1116_p1 = or_ln112_fu_1062_p2;

assign zext_ln115_fu_944_p1 = bout_1_reg_360;

assign zext_ln41_fu_834_p1 = select_ln41_2_fu_826_p3;

assign zext_ln50_28_fu_704_p1 = tmp_s_fu_696_p3;

assign zext_ln50_29_fu_784_p1 = select_ln41_1_fu_776_p3;

assign zext_ln50_30_fu_796_p1 = p_shl1_fu_788_p3;

assign zext_ln50_31_fu_839_p1 = select_ln41_fu_768_p3;

assign zext_ln50_32_fu_843_p1 = select_ln41_fu_768_p3;

assign zext_ln50_fu_692_p1 = select_ln40_1_fu_684_p3;

assign zext_ln67_fu_1192_p1 = o_1_reg_384;

assign zext_ln80_1_fu_596_p1 = shl_ln80_1_fu_588_p3;

assign zext_ln80_fu_584_p1 = shl_ln_fu_576_p3;

always @ (posedge ap_clk) begin
    sub_ln80_reg_1268[1:0] <= 2'b00;
    zext_ln105_reg_1273[8] <= 1'b0;
end

endmodule //srcnn_conv2
