library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity SubDecoder is
    Port(InputA : in STD_LOGIC;
         InputB : in STD_LOGIC;
         OutputA : out STD_LOGIC;
         OutputB : out STD_LOGIC;
         OutputC : out STD_LOGIC;
         OutputD : out STD_LOGIC);
end SubDecoder;

architecture Behavioral of SubDecoder is

begin


end Behavioral;
