Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sat Sep 26 22:07:18 2015
| Host         : WenbinLi-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file pcie_k7_gen2x4_utilization_synth.rpt -pb pcie_k7_gen2x4_utilization_synth.pb
| Design       : pcie_k7_gen2x4
| Device       : xc7k325t
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 2224 |     0 |    203800 |  1.09 |
|   LUT as Logic          | 2224 |     0 |    203800 |  1.09 |
|   LUT as Memory         |    0 |     0 |     64000 |  0.00 |
| Slice Registers         | 3060 |     0 |    407600 |  0.75 |
|   Register as Flip Flop | 3060 |     0 |    407600 |  0.75 |
|   Register as Latch     |    0 |     0 |    407600 |  0.00 |
| F7 Muxes                |   58 |     0 |    101900 |  0.05 |
| F8 Muxes                |    4 |     0 |     50950 | <0.01 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   16 |     0 |       445 |  3.59 |
|   RAMB36/FIFO*    |   16 |    16 |       445 |  3.59 |
|     RAMB36E1 only |   16 |       |           |       |
|   RAMB18          |    0 |     0 |       890 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       400 |  0.00 |
| Bonded IPADs                |    0 |     0 |        26 |  0.00 |
| Bonded OPADs                |    0 |     0 |        16 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        10 |  0.00 |
| PHASER_REF                  |    0 |     0 |        10 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        40 |  0.00 |
| IN_FIFO                     |    0 |     0 |        40 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        10 |  0.00 |
| IBUFGDS                     |    0 |     0 |       384 |  0.00 |
| GTXE2_CHANNEL               |    4 |     4 |         8 | 50.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        40 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        40 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       500 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         8 |  0.00 |
| ILOGIC                      |    0 |     0 |       400 |  0.00 |
| OLOGIC                      |    0 |     0 |       400 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    0 |     0 |        10 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        10 |  0.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    0 |     0 |       168 |  0.00 |
| BUFR       |    0 |     0 |        40 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    0 |     0 |         4 |   0.00 |
| CAPTUREE2   |    0 |     0 |         1 |   0.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |   0.00 |
| ICAPE2      |    0 |     0 |         2 |   0.00 |
| PCIE_2_1    |    1 |     1 |         1 | 100.00 |
| STARTUPE2   |    0 |     0 |         1 |   0.00 |
| XADC        |    0 |     0 |         1 |   0.00 |
+-------------+------+-------+-----------+--------+


7. Primitives
-------------

+---------------+------+----------------------+
|    Ref Name   | Used |  Functional Category |
+---------------+------+----------------------+
| FDRE          | 2969 |         Flop & Latch |
| LUT6          |  666 |                  LUT |
| LUT5          |  604 |                  LUT |
| LUT4          |  398 |                  LUT |
| LUT2          |  346 |                  LUT |
| LUT3          |  247 |                  LUT |
| LUT1          |  162 |                  LUT |
| FDSE          |   79 |         Flop & Latch |
| MUXF7         |   58 |                MuxFx |
| CARRY4        |   51 |           CarryLogic |
| RAMB36E1      |   16 |         Block Memory |
| FDCE          |   10 |         Flop & Latch |
| MUXF8         |    4 |                MuxFx |
| GTXE2_CHANNEL |    4 |                   IO |
| FDPE          |    2 |         Flop & Latch |
| PCIE_2_1      |    1 | Specialized Resource |
| GTXE2_COMMON  |    1 |                   IO |
+---------------+------+----------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


