// Seed: 3882259605
module module_0 ();
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
  assign id_1 = 1;
  logic [7:0] id_4;
  always @(posedge id_3 or posedge id_4);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri   id_0,
    input wire  id_1,
    input wor   id_2,
    input uwire id_3
    , id_5
);
  assign id_5 = 1;
  module_0 modCall_1 ();
  wire id_6;
  assign id_5 = 1;
  wire id_7;
endmodule
