Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 31 19:00:30 2019
| Host         : 63L-MT8825 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sample_generator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_sample_generator_0_0 (MT:user:sample_generator:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 31 18:57:22 2019
| Host         : 63L-MT8825 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sample_generator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_sample_generator_0_0 (MT:user:sample_generator:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 31 18:55:07 2019
| Host         : 63L-MT8825 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sample_generator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_sample_generator_0_0 (MT:user:sample_generator:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 31 18:51:21 2019
| Host         : 63L-MT8825 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sample_generator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_sample_generator_0_0 (MT:user:sample_generator:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 31 18:48:57 2019
| Host         : 63L-MT8825 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sample_generator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_sample_generator_0_0 (MT:user:sample_generator:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 31 18:43:35 2019
| Host         : 63L-MT8825 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sample_generator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_sample_generator_0_0 (MT:user:sample_generator:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 31 18:37:10 2019
| Host         : 63L-MT8825 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sample_generator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_sample_generator_0_0 (MT:user:sample_generator:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 31 18:35:02 2019
| Host         : 63L-MT8825 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sample_generator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_sample_generator_0_0 (MT:user:sample_generator:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 31 17:47:17 2019
| Host         : 63L-MT8825 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sample_generator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_sample_generator_0_0 (MT:user:sample_generator:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 31 17:46:25 2019
| Host         : 63L-MT8825 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sample_generator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_sample_generator_0_0 (MT:user:sample_generator:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 31 17:19:41 2019
| Host         : 63L-MT8825 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_sample_generator_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_sample_generator_0_0 (MT:user:sample_generator:1.0 (Rev. 1)) to Vivado generation flows.

