DocumentHdrVersion "1.1"
Header (DocumentHdr
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "I8"
duLibraryName "readout_card"
duName "frame_timing"
elements [
]
mwi 0
uid 23201,0
)
(Instance
name "I10"
duLibraryName "readout_card"
duName "wbs_frame_data"
elements [
]
mwi 0
uid 39319,0
)
(Instance
name "I11"
duLibraryName "readout_card"
duName "wbs_fb_data"
elements [
]
mwi 0
uid 39712,0
)
(Instance
name "I1"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 41845,0
)
(Instance
name "I2"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 42018,0
)
(Instance
name "I3"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 42191,0
)
(Instance
name "I4"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 42364,0
)
(Instance
name "I5"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 42537,0
)
(Instance
name "I6"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 42710,0
)
(Instance
name "I7"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 42883,0
)
(Instance
name "I9"
duLibraryName "readout_card"
duName "flux_loop_ctrl"
elements [
]
mwi 0
uid 49679,0
)
]
libraryRefs [
"ieee"
]
)
version "22.1"
appVersion "2003.3 (Build 60)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds\\flux_loop\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds\\flux_loop\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds\\flux_loop"
)
(vvPair
variable "d_logical"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds\\flux_loop"
)
(vvPair
variable "date"
value "09/24/2004"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "entity_name"
value "flux_loop"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SCUBA0"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "readout_card"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "flux_loop"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds\\flux_loop\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\scuba2_repository\\Sub_Rack\\readout\\hds\\flux_loop\\struct.bd"
)
(vvPair
variable "project_name"
value "readout"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "11:30:02"
)
(vvPair
variable "unit"
value "flux_loop"
)
(vvPair
variable "user"
value "mohsenn"
)
(vvPair
variable "version"
value "2003.3 (Build 60)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2004"
)
(vvPair
variable "yy"
value "04"
)
]
)
uid 44,0
optionalChildren [
*1 (CommentText
uid 591,0
shape (Rectangle
uid 592,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "230500,8500,255000,16000"
)
oxt "80000,2500,104000,8500"
text (MLText
uid 593,0
va (VaSet
fg "0,0,32768"
)
xt "230700,8700,247400,12700"
st "
Mode
eng_data - 16bit coadded error signal 20KHz
raw_data  - 14bit ADC data NOPs 50Mz
low pass filter - 32 bit filtered data 200Hz
"
tm "CommentText"
wrapOption 3
visibleHeight 7500
visibleWidth 24500
)
)
*2 (CommentText
uid 604,0
shape (Rectangle
uid 605,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "234000,20500,253000,29500"
)
oxt "84000,51500,103000,60500"
text (MLText
uid 606,0
va (VaSet
fg "0,0,32768"
)
xt "234200,20700,247000,25700"
st "
- previous pixel value out
- measure error signal
- calc new pixel value (current)
- return current pixel value either in
eng mode or filtered mode
"
tm "CommentText"
wrapOption 3
visibleHeight 9000
visibleWidth 19000
)
)
*3 (Panel
uid 867,0
shape (RectFrame
uid 868,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "-60000,500,269000,308500"
)
title (TextAssociate
uid 869,0
ps "TopLeftStrategy"
text (Text
uid 870,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "-415500,22500,-412100,23700"
st "Panel0"
blo "-415500,23500"
tm "PanelText"
)
)
)
*4 (Grouping
uid 1614,0
optionalChildren [
*5 (CommentText
uid 1616,0
shape (Rectangle
uid 1617,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "215873,291000,249714,297750"
)
oxt "341000,201000,364000,207000"
text (MLText
uid 1618,0
va (VaSet
fg "32768,0,0"
bg "32768,0,0"
font "Arial,12,1"
)
xt "217193,292125,248393,296625"
st "
Particle Physics and Astronomy Research Council

Royal Observatory Edinburgh
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 6750
visibleWidth 33841
)
position 1
)
*6 (CommentText
uid 1619,0
shape (Rectangle
uid 1620,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "205573,302250,227643,304500"
)
oxt "334000,211000,349000,213000"
text (MLText
uid 1621,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "205773,302875,216173,303875"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 2250
visibleWidth 22070
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1622,0
shape (Rectangle
uid 1623,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "205573,297750,227643,300000"
)
oxt "334000,207000,349000,209000"
text (MLText
uid 1624,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "205773,298375,211273,299375"
st "
Readout Card
"
tm "CommentText"
wrapOption 3
visibleHeight 2250
visibleWidth 22070
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1625,0
shape (Rectangle
uid 1626,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "198216,297750,205573,300000"
)
oxt "329000,207000,334000,209000"
text (MLText
uid 1627,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "198416,298375,200116,299375"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 2250
visibleWidth 7357
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1628,0
shape (Rectangle
uid 1629,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "227643,300000,235000,302250"
)
oxt "349000,209000,354000,211000"
text (MLText
uid 1630,0
va (VaSet
fg "0,0,32768"
)
xt "227843,300625,230943,301625"
st "
Revision:
"
tm "CommentText"
wrapOption 3
visibleHeight 2250
visibleWidth 7357
)
position 1
)
*10 (CommentText
uid 1631,0
shape (Rectangle
uid 1632,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "227643,302250,235000,304500"
)
oxt "349000,211000,354000,213000"
text (MLText
uid 1633,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "227843,302875,229943,303875"
st "
Sheet:
"
tm "CommentText"
wrapOption 3
visibleHeight 2250
visibleWidth 7357
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1634,0
shape (Rectangle
uid 1635,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "198216,300000,205573,302250"
)
oxt "329000,209000,334000,211000"
text (MLText
uid 1636,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "198416,300625,200116,301625"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 2250
visibleWidth 7357
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 1637,0
shape (Rectangle
uid 1638,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "205573,300000,227643,302250"
)
oxt "334000,209000,349000,211000"
text (MLText
uid 1639,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "205773,300625,216573,301625"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 2250
visibleWidth 22070
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 1640,0
shape (Rectangle
uid 1641,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "198216,302250,205573,304500"
)
oxt "329000,211000,334000,213000"
text (MLText
uid 1642,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "198416,302875,200716,303875"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 2250
visibleWidth 7357
)
position 1
ignorePrefs 1
)
*14 (CommentGraphic
uid 1643,0
shape (ZoomableIcon
uid 1644,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "199687,291801,214401,297300"
iconName "H:\\jcmt\\scuba2\\P-WorkP\\S500 Electronics\\Visio\\Templates\\atc_logo.bmp"
)
oxt "330000,201712,340000,206600"
)
*15 (CommentGraphic
uid 1645,0
shape (PolyLine2D
pts [
"198216,291000"
"198216,298200"
]
uid 1646,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "198216,291000,198216,298200"
)
oxt "329000,201000,329000,207400"
)
*16 (CommentGraphic
uid 1647,0
shape (PolyLine2D
pts [
"215872,291000"
"198216,291000"
]
uid 1648,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "198216,291000,215872,291000"
)
oxt "329000,201000,341000,201000"
)
*17 (CommentText
uid 1649,0
shape (Rectangle
uid 1650,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "227643,297750,235000,300000"
)
oxt "349000,207000,354000,209000"
text (MLText
uid 1651,0
va (VaSet
fg "0,0,32768"
)
xt "227843,298375,232743,299375"
st "
Drawing no:
"
tm "CommentText"
wrapOption 3
visibleHeight 2250
visibleWidth 7357
)
position 1
)
*18 (CommentText
uid 1652,0
shape (Rectangle
uid 1653,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "235000,300000,249714,302250"
)
oxt "354000,209000,364000,211000"
text (MLText
uid 1654,0
va (VaSet
fg "0,0,32768"
)
xt "235200,300625,236200,301625"
st "
0.3
"
tm "CommentText"
wrapOption 3
visibleHeight 2250
visibleWidth 14714
)
position 1
)
*19 (CommentText
uid 1655,0
shape (Rectangle
uid 1656,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "235000,297750,249714,300000"
)
oxt "354000,207000,364000,209000"
text (MLText
uid 1657,0
va (VaSet
fg "0,0,32768"
)
xt "235200,298375,243000,299375"
st "
SC2_ELE_S563_500
"
tm "CommentText"
wrapOption 3
visibleHeight 2250
visibleWidth 14714
)
position 1
)
*20 (CommentText
uid 1658,0
shape (Rectangle
uid 1659,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "235000,302250,249714,304500"
)
oxt "354000,211000,364000,213000"
text (MLText
uid 1660,0
va (VaSet
fg "0,0,32768"
)
xt "235200,302875,237000,303875"
st "
2 of 2
"
tm "CommentText"
wrapOption 3
visibleHeight 2250
visibleWidth 14714
)
position 1
)
]
shape (GroupingShape
uid 1615,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "198215,291000,249715,304500"
)
oxt "329000,201000,364000,213000"
)
*21 (CommentGraphic
uid 18320,0
shape (ZoomableIcon
uid 18321,0
layer 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-52530,4200,-6500,37500"
iconName "C:\\scuba2_repository\\logos\\scuba2_medium.bmp"
)
)
*22 (Blk
uid 23201,0
shape (Rectangle
uid 23202,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "100500,29000,113500,53000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 23203,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*23 (Text
uid 23204,0
va (VaSet
font "Arial,12,1"
)
xt "103450,36750,112550,38250"
st "readout_card"
blo "103450,37950"
tm "BdLibraryNameMgr"
)
*24 (Text
uid 23205,0
va (VaSet
font "Arial,12,1"
)
xt "103450,38250,112450,39750"
st "frame_timing"
blo "103450,39450"
tm "BlkNameMgr"
)
*25 (Text
uid 23206,0
va (VaSet
font "Arial,12,1"
)
xt "103450,39750,104450,41250"
st "I8"
blo "103450,40950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23207,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23208,0
text (MLText
uid 23209,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "100950,41750,100950,41750"
)
header ""
)
elements [
]
)
gi *26 (BdGenericInterface
uid 23210,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23211,0
text (MLText
uid 23212,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "110500,29000,110500,29000"
)
header "Generic Declarations"
)
elements [
]
)
)
*27 (SaComponent
uid 39319,0
optionalChildren [
*28 (CptPort
uid 38999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,92625,131250,93375"
)
n "coadded_addr_ch1_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 1
tg (CPTG
uid 39001,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39002,0
va (VaSet
)
xt "119500,92500,130000,93500"
st "coadded_addr_ch1_o : (5:0)"
ju 2
blo "130000,93300"
)
)
)
*29 (CptPort
uid 39003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,94125,131250,94875"
)
n "coadded_addr_ch2_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 2
tg (CPTG
uid 39005,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39006,0
va (VaSet
)
xt "119500,94000,130000,95000"
st "coadded_addr_ch2_o : (5:0)"
ju 2
blo "130000,94800"
)
)
)
*30 (CptPort
uid 39007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,96125,131250,96875"
)
n "coadded_addr_ch3_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 3
tg (CPTG
uid 39009,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39010,0
va (VaSet
)
xt "119500,96000,130000,97000"
st "coadded_addr_ch3_o : (5:0)"
ju 2
blo "130000,96800"
)
)
)
*31 (CptPort
uid 39011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,97625,131250,98375"
)
n "coadded_addr_ch4_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 4
tg (CPTG
uid 39013,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39014,0
va (VaSet
)
xt "119500,97500,130000,98500"
st "coadded_addr_ch4_o : (5:0)"
ju 2
blo "130000,98300"
)
)
)
*32 (CptPort
uid 39015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,99625,131250,100375"
)
n "coadded_addr_ch5_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 5
tg (CPTG
uid 39017,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39018,0
va (VaSet
)
xt "119500,99500,130000,100500"
st "coadded_addr_ch5_o : (5:0)"
ju 2
blo "130000,100300"
)
)
)
*33 (CptPort
uid 39019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39020,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,101125,131250,101875"
)
n "coadded_addr_ch6_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 6
tg (CPTG
uid 39021,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39022,0
va (VaSet
)
xt "119500,101000,130000,102000"
st "coadded_addr_ch6_o : (5:0)"
ju 2
blo "130000,101800"
)
)
)
*34 (CptPort
uid 39023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,102625,131250,103375"
)
n "coadded_addr_ch7_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 7
tg (CPTG
uid 39025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39026,0
va (VaSet
)
xt "119500,102500,130000,103500"
st "coadded_addr_ch7_o : (5:0)"
ju 2
blo "130000,103300"
)
)
)
*35 (CptPort
uid 39027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,104625,131250,105375"
)
n "coadded_addr_ch8_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 8
tg (CPTG
uid 39029,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39030,0
va (VaSet
)
xt "119500,104500,130000,105500"
st "coadded_addr_ch8_o : (5:0)"
ju 2
blo "130000,105300"
)
)
)
*36 (CptPort
uid 39031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,92625,96000,93375"
)
n "coadded_dat_ch1_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 9
tg (CPTG
uid 39033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39034,0
va (VaSet
)
xt "96500,92500,106700,93500"
st "coadded_dat_ch1_i : (31:0)"
blo "96500,93300"
)
)
)
*37 (CptPort
uid 39035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,94125,96000,94875"
)
n "coadded_dat_ch2_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 10
tg (CPTG
uid 39037,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39038,0
va (VaSet
)
xt "96500,94000,106700,95000"
st "coadded_dat_ch2_i : (31:0)"
blo "96500,94800"
)
)
)
*38 (CptPort
uid 39039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,96125,96000,96875"
)
n "coadded_dat_ch3_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 11
tg (CPTG
uid 39041,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39042,0
va (VaSet
)
xt "96500,96000,106700,97000"
st "coadded_dat_ch3_i : (31:0)"
blo "96500,96800"
)
)
)
*39 (CptPort
uid 39043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,97625,96000,98375"
)
n "coadded_dat_ch4_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 12
tg (CPTG
uid 39045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39046,0
va (VaSet
)
xt "96500,97500,106700,98500"
st "coadded_dat_ch4_i : (31:0)"
blo "96500,98300"
)
)
)
*40 (CptPort
uid 39047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,99625,96000,100375"
)
n "coadded_dat_ch5_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 13
tg (CPTG
uid 39049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39050,0
va (VaSet
)
xt "96500,99500,106700,100500"
st "coadded_dat_ch5_i : (31:0)"
blo "96500,100300"
)
)
)
*41 (CptPort
uid 39051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,101125,96000,101875"
)
n "coadded_dat_ch6_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 14
tg (CPTG
uid 39053,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39054,0
va (VaSet
)
xt "96500,101000,106700,102000"
st "coadded_dat_ch6_i : (31:0)"
blo "96500,101800"
)
)
)
*42 (CptPort
uid 39055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,102625,96000,103375"
)
n "coadded_dat_ch7_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 15
tg (CPTG
uid 39057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39058,0
va (VaSet
)
xt "96500,102500,106700,103500"
st "coadded_dat_ch7_i : (31:0)"
blo "96500,103300"
)
)
)
*43 (CptPort
uid 39059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,104625,96000,105375"
)
n "coadded_dat_ch8_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 16
tg (CPTG
uid 39061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39062,0
va (VaSet
)
xt "96500,104500,106700,105500"
st "coadded_dat_ch8_i : (31:0)"
blo "96500,105300"
)
)
)
*44 (CptPort
uid 39063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,106125,131250,106875"
)
n "filtered_addr_ch1_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 17
tg (CPTG
uid 39065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39066,0
va (VaSet
)
xt "120000,106000,130000,107000"
st "filtered_addr_ch1_o : (5:0)"
ju 2
blo "130000,106800"
)
)
)
*45 (CptPort
uid 39067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,108125,131250,108875"
)
n "filtered_addr_ch2_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 18
tg (CPTG
uid 39069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39070,0
va (VaSet
)
xt "120000,108000,130000,109000"
st "filtered_addr_ch2_o : (5:0)"
ju 2
blo "130000,108800"
)
)
)
*46 (CptPort
uid 39071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,109625,131250,110375"
)
n "filtered_addr_ch3_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 19
tg (CPTG
uid 39073,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39074,0
va (VaSet
)
xt "120000,109500,130000,110500"
st "filtered_addr_ch3_o : (5:0)"
ju 2
blo "130000,110300"
)
)
)
*47 (CptPort
uid 39075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,111625,131250,112375"
)
n "filtered_addr_ch4_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 20
tg (CPTG
uid 39077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39078,0
va (VaSet
)
xt "120000,111500,130000,112500"
st "filtered_addr_ch4_o : (5:0)"
ju 2
blo "130000,112300"
)
)
)
*48 (CptPort
uid 39079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,113125,131250,113875"
)
n "filtered_addr_ch5_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 21
tg (CPTG
uid 39081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39082,0
va (VaSet
)
xt "120000,113000,130000,114000"
st "filtered_addr_ch5_o : (5:0)"
ju 2
blo "130000,113800"
)
)
)
*49 (CptPort
uid 39083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,115125,131250,115875"
)
n "filtered_addr_ch6_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 22
tg (CPTG
uid 39085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39086,0
va (VaSet
)
xt "120000,115000,130000,116000"
st "filtered_addr_ch6_o : (5:0)"
ju 2
blo "130000,115800"
)
)
)
*50 (CptPort
uid 39087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39088,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,116625,131250,117375"
)
n "filtered_addr_ch7_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 23
tg (CPTG
uid 39089,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39090,0
va (VaSet
)
xt "120000,116500,130000,117500"
st "filtered_addr_ch7_o : (5:0)"
ju 2
blo "130000,117300"
)
)
)
*51 (CptPort
uid 39091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39092,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,118125,131250,118875"
)
n "filtered_addr_ch8_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 24
tg (CPTG
uid 39093,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39094,0
va (VaSet
)
xt "120000,118000,130000,119000"
st "filtered_addr_ch8_o : (5:0)"
ju 2
blo "130000,118800"
)
)
)
*52 (CptPort
uid 39095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39096,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,106125,96000,106875"
)
n "filtered_dat_ch1_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 25
tg (CPTG
uid 39097,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39098,0
va (VaSet
)
xt "96500,106000,106200,107000"
st "filtered_dat_ch1_i : (31:0)"
blo "96500,106800"
)
)
)
*53 (CptPort
uid 39099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,108125,96000,108875"
)
n "filtered_dat_ch2_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 26
tg (CPTG
uid 39101,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39102,0
va (VaSet
)
xt "96500,108000,106200,109000"
st "filtered_dat_ch2_i : (31:0)"
blo "96500,108800"
)
)
)
*54 (CptPort
uid 39103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,109625,96000,110375"
)
n "filtered_dat_ch3_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 27
tg (CPTG
uid 39105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39106,0
va (VaSet
)
xt "96500,109500,106200,110500"
st "filtered_dat_ch3_i : (31:0)"
blo "96500,110300"
)
)
)
*55 (CptPort
uid 39107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,111625,96000,112375"
)
n "filtered_dat_ch4_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 28
tg (CPTG
uid 39109,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39110,0
va (VaSet
)
xt "96500,111500,106200,112500"
st "filtered_dat_ch4_i : (31:0)"
blo "96500,112300"
)
)
)
*56 (CptPort
uid 39111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,113125,96000,113875"
)
n "filtered_dat_ch5_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 29
tg (CPTG
uid 39113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39114,0
va (VaSet
)
xt "96500,113000,106200,114000"
st "filtered_dat_ch5_i : (31:0)"
blo "96500,113800"
)
)
)
*57 (CptPort
uid 39115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,115125,96000,115875"
)
n "filtered_dat_ch6_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 30
tg (CPTG
uid 39117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39118,0
va (VaSet
)
xt "96500,115000,106200,116000"
st "filtered_dat_ch6_i : (31:0)"
blo "96500,115800"
)
)
)
*58 (CptPort
uid 39119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,116625,96000,117375"
)
n "filtered_dat_ch7_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 31
tg (CPTG
uid 39121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39122,0
va (VaSet
)
xt "96500,116500,106200,117500"
st "filtered_dat_ch7_i : (31:0)"
blo "96500,117300"
)
)
)
*59 (CptPort
uid 39123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,118125,96000,118875"
)
n "filtered_dat_ch8_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 32
tg (CPTG
uid 39125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39126,0
va (VaSet
)
xt "96500,118000,106200,119000"
st "filtered_dat_ch8_i : (31:0)"
blo "96500,118800"
)
)
)
*60 (CptPort
uid 39127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,120125,131250,120875"
)
n "fsfb_addr_ch1_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 33
tg (CPTG
uid 39129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39130,0
va (VaSet
)
xt "121100,120000,130000,121000"
st "fsfb_addr_ch1_o : (5:0)"
ju 2
blo "130000,120800"
)
)
)
*61 (CptPort
uid 39131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,121625,131250,122375"
)
n "fsfb_addr_ch2_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 34
tg (CPTG
uid 39133,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39134,0
va (VaSet
)
xt "121100,121500,130000,122500"
st "fsfb_addr_ch2_o : (5:0)"
ju 2
blo "130000,122300"
)
)
)
*62 (CptPort
uid 39135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,123625,131250,124375"
)
n "fsfb_addr_ch3_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 35
tg (CPTG
uid 39137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39138,0
va (VaSet
)
xt "121100,123500,130000,124500"
st "fsfb_addr_ch3_o : (5:0)"
ju 2
blo "130000,124300"
)
)
)
*63 (CptPort
uid 39139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,125125,131250,125875"
)
n "fsfb_addr_ch4_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 36
tg (CPTG
uid 39141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39142,0
va (VaSet
)
xt "121100,125000,130000,126000"
st "fsfb_addr_ch4_o : (5:0)"
ju 2
blo "130000,125800"
)
)
)
*64 (CptPort
uid 39143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,127125,131250,127875"
)
n "fsfb_addr_ch5_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 37
tg (CPTG
uid 39145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39146,0
va (VaSet
)
xt "121100,127000,130000,128000"
st "fsfb_addr_ch5_o : (5:0)"
ju 2
blo "130000,127800"
)
)
)
*65 (CptPort
uid 39147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,128625,131250,129375"
)
n "fsfb_addr_ch6_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 38
tg (CPTG
uid 39149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39150,0
va (VaSet
)
xt "121100,128500,130000,129500"
st "fsfb_addr_ch6_o : (5:0)"
ju 2
blo "130000,129300"
)
)
)
*66 (CptPort
uid 39151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,130625,131250,131375"
)
n "fsfb_addr_ch7_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 39
tg (CPTG
uid 39153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39154,0
va (VaSet
)
xt "121100,130500,130000,131500"
st "fsfb_addr_ch7_o : (5:0)"
ju 2
blo "130000,131300"
)
)
)
*67 (CptPort
uid 39155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,132125,131250,132875"
)
n "fsfb_addr_ch8_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 40
tg (CPTG
uid 39157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39158,0
va (VaSet
)
xt "121100,132000,130000,133000"
st "fsfb_addr_ch8_o : (5:0)"
ju 2
blo "130000,132800"
)
)
)
*68 (CptPort
uid 39159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,120125,96000,120875"
)
n "fsfb_dat_ch1_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 41
tg (CPTG
uid 39161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39162,0
va (VaSet
)
xt "96500,120000,105100,121000"
st "fsfb_dat_ch1_i : (31:0)"
blo "96500,120800"
)
)
)
*69 (CptPort
uid 39163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,121625,96000,122375"
)
n "fsfb_dat_ch2_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 42
tg (CPTG
uid 39165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39166,0
va (VaSet
)
xt "96500,121500,105100,122500"
st "fsfb_dat_ch2_i : (31:0)"
blo "96500,122300"
)
)
)
*70 (CptPort
uid 39167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,123625,96000,124375"
)
n "fsfb_dat_ch3_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 43
tg (CPTG
uid 39169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39170,0
va (VaSet
)
xt "96500,123500,105100,124500"
st "fsfb_dat_ch3_i : (31:0)"
blo "96500,124300"
)
)
)
*71 (CptPort
uid 39171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,125125,96000,125875"
)
n "fsfb_dat_ch4_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 44
tg (CPTG
uid 39173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39174,0
va (VaSet
)
xt "96500,125000,105100,126000"
st "fsfb_dat_ch4_i : (31:0)"
blo "96500,125800"
)
)
)
*72 (CptPort
uid 39175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,127125,96000,127875"
)
n "fsfb_dat_ch5_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 45
tg (CPTG
uid 39177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39178,0
va (VaSet
)
xt "96500,127000,105100,128000"
st "fsfb_dat_ch5_i : (31:0)"
blo "96500,127800"
)
)
)
*73 (CptPort
uid 39179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,128625,96000,129375"
)
n "fsfb_dat_ch6_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 46
tg (CPTG
uid 39181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39182,0
va (VaSet
)
xt "96500,128500,105100,129500"
st "fsfb_dat_ch6_i : (31:0)"
blo "96500,129300"
)
)
)
*74 (CptPort
uid 39183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,130625,96000,131375"
)
n "fsfb_dat_ch7_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 47
tg (CPTG
uid 39185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39186,0
va (VaSet
)
xt "96500,130500,105100,131500"
st "fsfb_dat_ch7_i : (31:0)"
blo "96500,131300"
)
)
)
*75 (CptPort
uid 39187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,132125,96000,132875"
)
n "fsfb_dat_ch8_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 48
tg (CPTG
uid 39189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39190,0
va (VaSet
)
xt "96500,132000,105100,133000"
st "fsfb_dat_ch8_i : (31:0)"
blo "96500,132800"
)
)
)
*76 (CptPort
uid 39191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,134125,96000,134875"
)
n "raw_ack_ch1_i"
t "std_logic"
o 1
r 49
tg (CPTG
uid 39193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39194,0
va (VaSet
)
xt "96500,134000,102200,135000"
st "raw_ack_ch1_i"
blo "96500,134800"
)
)
)
*77 (CptPort
uid 39195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,135625,96000,136375"
)
n "raw_ack_ch2_i"
t "std_logic"
o 1
r 50
tg (CPTG
uid 39197,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39198,0
va (VaSet
)
xt "96500,135500,102200,136500"
st "raw_ack_ch2_i"
blo "96500,136300"
)
)
)
*78 (CptPort
uid 39199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,137125,96000,137875"
)
n "raw_ack_ch3_i"
t "std_logic"
o 1
r 51
tg (CPTG
uid 39201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39202,0
va (VaSet
)
xt "96500,137000,102200,138000"
st "raw_ack_ch3_i"
blo "96500,137800"
)
)
)
*79 (CptPort
uid 39203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,139125,96000,139875"
)
n "raw_ack_ch4_i"
t "std_logic"
o 1
r 52
tg (CPTG
uid 39205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39206,0
va (VaSet
)
xt "96500,139000,102200,140000"
st "raw_ack_ch4_i"
blo "96500,139800"
)
)
)
*80 (CptPort
uid 39207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,140625,96000,141375"
)
n "raw_ack_ch5_i"
t "std_logic"
o 1
r 53
tg (CPTG
uid 39209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39210,0
va (VaSet
)
xt "96500,140500,102200,141500"
st "raw_ack_ch5_i"
blo "96500,141300"
)
)
)
*81 (CptPort
uid 39211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,142625,96000,143375"
)
n "raw_ack_ch6_i"
t "std_logic"
o 1
r 54
tg (CPTG
uid 39213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39214,0
va (VaSet
)
xt "96500,142500,102200,143500"
st "raw_ack_ch6_i"
blo "96500,143300"
)
)
)
*82 (CptPort
uid 39215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,144125,96000,144875"
)
n "raw_ack_ch7_i"
t "std_logic"
o 1
r 55
tg (CPTG
uid 39217,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39218,0
va (VaSet
)
xt "96500,144000,102200,145000"
st "raw_ack_ch7_i"
blo "96500,144800"
)
)
)
*83 (CptPort
uid 39219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,146125,96000,146875"
)
n "raw_ack_ch8_i"
t "std_logic"
o 1
r 56
tg (CPTG
uid 39221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39222,0
va (VaSet
)
xt "96500,146000,102200,147000"
st "raw_ack_ch8_i"
blo "96500,146800"
)
)
)
*84 (CptPort
uid 39223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,134125,131250,134875"
)
n "raw_addr_ch1_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 57
tg (CPTG
uid 39225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39226,0
va (VaSet
)
xt "120700,134000,130000,135000"
st "raw_addr_ch1_o : (12:0)"
ju 2
blo "130000,134800"
)
)
)
*85 (CptPort
uid 39227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,135625,131250,136375"
)
n "raw_addr_ch2_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 58
tg (CPTG
uid 39229,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39230,0
va (VaSet
)
xt "120700,135500,130000,136500"
st "raw_addr_ch2_o : (12:0)"
ju 2
blo "130000,136300"
)
)
)
*86 (CptPort
uid 39231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,137125,131250,137875"
)
n "raw_addr_ch3_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 59
tg (CPTG
uid 39233,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39234,0
va (VaSet
)
xt "120700,137000,130000,138000"
st "raw_addr_ch3_o : (12:0)"
ju 2
blo "130000,137800"
)
)
)
*87 (CptPort
uid 39235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,139125,131250,139875"
)
n "raw_addr_ch4_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 60
tg (CPTG
uid 39237,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39238,0
va (VaSet
)
xt "120700,139000,130000,140000"
st "raw_addr_ch4_o : (12:0)"
ju 2
blo "130000,139800"
)
)
)
*88 (CptPort
uid 39239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,140625,131250,141375"
)
n "raw_addr_ch5_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 61
tg (CPTG
uid 39241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39242,0
va (VaSet
)
xt "120700,140500,130000,141500"
st "raw_addr_ch5_o : (12:0)"
ju 2
blo "130000,141300"
)
)
)
*89 (CptPort
uid 39243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,142625,131250,143375"
)
n "raw_addr_ch6_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 62
tg (CPTG
uid 39245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39246,0
va (VaSet
)
xt "120700,142500,130000,143500"
st "raw_addr_ch6_o : (12:0)"
ju 2
blo "130000,143300"
)
)
)
*90 (CptPort
uid 39247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,144125,131250,144875"
)
n "raw_addr_ch7_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 63
tg (CPTG
uid 39249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39250,0
va (VaSet
)
xt "120700,144000,130000,145000"
st "raw_addr_ch7_o : (12:0)"
ju 2
blo "130000,144800"
)
)
)
*91 (CptPort
uid 39251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,146125,131250,146875"
)
n "raw_addr_ch8_o"
t "std_logic_vector"
b "(12 DOWNTO 0)"
m 1
o 1
r 64
tg (CPTG
uid 39253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39254,0
va (VaSet
)
xt "120700,146000,130000,147000"
st "raw_addr_ch8_o : (12:0)"
ju 2
blo "130000,146800"
)
)
)
*92 (CptPort
uid 39255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,147625,96000,148375"
)
n "raw_dat_ch1_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 65
tg (CPTG
uid 39257,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39258,0
va (VaSet
)
xt "96500,147500,105100,148500"
st "raw_dat_ch1_i : (13:0)"
blo "96500,148300"
)
)
)
*93 (CptPort
uid 39259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,149625,96000,150375"
)
n "raw_dat_ch2_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 66
tg (CPTG
uid 39261,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39262,0
va (VaSet
)
xt "96500,149500,105100,150500"
st "raw_dat_ch2_i : (13:0)"
blo "96500,150300"
)
)
)
*94 (CptPort
uid 39263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,151125,96000,151875"
)
n "raw_dat_ch3_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 67
tg (CPTG
uid 39265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39266,0
va (VaSet
)
xt "96500,151000,105100,152000"
st "raw_dat_ch3_i : (13:0)"
blo "96500,151800"
)
)
)
*95 (CptPort
uid 39267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,152625,96000,153375"
)
n "raw_dat_ch4_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 68
tg (CPTG
uid 39269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39270,0
va (VaSet
)
xt "96500,152500,105100,153500"
st "raw_dat_ch4_i : (13:0)"
blo "96500,153300"
)
)
)
*96 (CptPort
uid 39271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,154625,96000,155375"
)
n "raw_dat_ch5_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 69
tg (CPTG
uid 39273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39274,0
va (VaSet
)
xt "96500,154500,105100,155500"
st "raw_dat_ch5_i : (13:0)"
blo "96500,155300"
)
)
)
*97 (CptPort
uid 39275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,156125,96000,156875"
)
n "raw_dat_ch6_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 70
tg (CPTG
uid 39277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39278,0
va (VaSet
)
xt "96500,156000,105100,157000"
st "raw_dat_ch6_i : (13:0)"
blo "96500,156800"
)
)
)
*98 (CptPort
uid 39279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39280,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,158125,96000,158875"
)
n "raw_dat_ch7_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 71
tg (CPTG
uid 39281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39282,0
va (VaSet
)
xt "96500,158000,105100,159000"
st "raw_dat_ch7_i : (13:0)"
blo "96500,158800"
)
)
)
*99 (CptPort
uid 39283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "95250,159625,96000,160375"
)
n "raw_dat_ch8_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 72
tg (CPTG
uid 39285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39286,0
va (VaSet
)
xt "96500,159500,105100,160500"
st "raw_dat_ch8_i : (13:0)"
blo "96500,160300"
)
)
)
*100 (CptPort
uid 39287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,147625,131250,148375"
)
n "raw_req_ch1_o"
t "std_logic"
m 1
o 1
r 73
tg (CPTG
uid 39289,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39290,0
va (VaSet
)
xt "124000,147500,130000,148500"
st "raw_req_ch1_o"
ju 2
blo "130000,148300"
)
)
)
*101 (CptPort
uid 39291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,149625,131250,150375"
)
n "raw_req_ch2_o"
t "std_logic"
m 1
o 1
r 74
tg (CPTG
uid 39293,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39294,0
va (VaSet
)
xt "124000,149500,130000,150500"
st "raw_req_ch2_o"
ju 2
blo "130000,150300"
)
)
)
*102 (CptPort
uid 39295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,151125,131250,151875"
)
n "raw_req_ch3_o"
t "std_logic"
m 1
o 1
r 75
tg (CPTG
uid 39297,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39298,0
va (VaSet
)
xt "124000,151000,130000,152000"
st "raw_req_ch3_o"
ju 2
blo "130000,151800"
)
)
)
*103 (CptPort
uid 39299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,152625,131250,153375"
)
n "raw_req_ch4_o"
t "std_logic"
m 1
o 1
r 76
tg (CPTG
uid 39301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39302,0
va (VaSet
)
xt "124000,152500,130000,153500"
st "raw_req_ch4_o"
ju 2
blo "130000,153300"
)
)
)
*104 (CptPort
uid 39303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,154625,131250,155375"
)
n "raw_req_ch5_o"
t "std_logic"
m 1
o 1
r 77
tg (CPTG
uid 39305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39306,0
va (VaSet
)
xt "124000,154500,130000,155500"
st "raw_req_ch5_o"
ju 2
blo "130000,155300"
)
)
)
*105 (CptPort
uid 39307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,156125,131250,156875"
)
n "raw_req_ch6_o"
t "std_logic"
m 1
o 1
r 78
tg (CPTG
uid 39309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39310,0
va (VaSet
)
xt "124000,156000,130000,157000"
st "raw_req_ch6_o"
ju 2
blo "130000,156800"
)
)
)
*106 (CptPort
uid 39311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39312,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,158125,131250,158875"
)
n "raw_req_ch7_o"
t "std_logic"
m 1
o 1
r 79
tg (CPTG
uid 39313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39314,0
va (VaSet
)
xt "124000,158000,130000,159000"
st "raw_req_ch7_o"
ju 2
blo "130000,158800"
)
)
)
*107 (CptPort
uid 39315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "130500,159625,131250,160375"
)
n "raw_req_ch8_o"
t "std_logic"
m 1
o 1
r 80
tg (CPTG
uid 39317,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39318,0
va (VaSet
)
xt "124000,159500,130000,160500"
st "raw_req_ch8_o"
ju 2
blo "130000,160300"
)
)
)
]
shape (Rectangle
uid 39320,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "96000,92000,130500,161000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 39321,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 39322,0
va (VaSet
font "Arial,8,1"
)
xt "109400,142500,115100,143500"
st "readout_card"
blo "109400,143300"
)
*109 (Text
uid 39323,0
va (VaSet
font "Arial,8,1"
)
xt "109400,143500,116100,144500"
st "wbs_frame_data"
blo "109400,144300"
)
*110 (Text
uid 39324,0
va (VaSet
font "Arial,8,1"
)
xt "109400,144500,110400,145500"
st "I10"
blo "109400,145300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 39325,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 39326,0
text (MLText
uid 39327,0
va (VaSet
font "Courier New,8,0"
)
xt "81000,98000,81000,98000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*111 (SaComponent
uid 39712,0
optionalChildren [
*112 (CptPort
uid 39328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,188625,98000,189375"
)
n "d_addr_ch1_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 1
tg (CPTG
uid 39330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39331,0
va (VaSet
)
xt "98500,188500,106400,189500"
st "d_addr_ch1_i : (5:0)"
blo "98500,189300"
)
)
)
*113 (CptPort
uid 39332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,191125,98000,191875"
)
n "d_addr_ch2_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 2
tg (CPTG
uid 39334,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39335,0
va (VaSet
)
xt "98500,191000,106400,192000"
st "d_addr_ch2_i : (5:0)"
blo "98500,191800"
)
)
)
*114 (CptPort
uid 39336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,193625,98000,194375"
)
n "d_addr_ch3_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 3
tg (CPTG
uid 39338,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39339,0
va (VaSet
)
xt "98500,193500,106400,194500"
st "d_addr_ch3_i : (5:0)"
blo "98500,194300"
)
)
)
*115 (CptPort
uid 39340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,196125,98000,196875"
)
n "d_addr_ch4_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 4
tg (CPTG
uid 39342,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39343,0
va (VaSet
)
xt "98500,196000,106400,197000"
st "d_addr_ch4_i : (5:0)"
blo "98500,196800"
)
)
)
*116 (CptPort
uid 39344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39345,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,198625,98000,199375"
)
n "d_addr_ch5_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 5
tg (CPTG
uid 39346,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39347,0
va (VaSet
)
xt "98500,198500,106400,199500"
st "d_addr_ch5_i : (5:0)"
blo "98500,199300"
)
)
)
*117 (CptPort
uid 39348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,201125,98000,201875"
)
n "d_addr_ch6_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 6
tg (CPTG
uid 39350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39351,0
va (VaSet
)
xt "98500,201000,106400,202000"
st "d_addr_ch6_i : (5:0)"
blo "98500,201800"
)
)
)
*118 (CptPort
uid 39352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,203625,98000,204375"
)
n "d_addr_ch7_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 7
tg (CPTG
uid 39354,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39355,0
va (VaSet
)
xt "98500,203500,106400,204500"
st "d_addr_ch7_i : (5:0)"
blo "98500,204300"
)
)
)
*119 (CptPort
uid 39356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,206125,98000,206875"
)
n "d_addr_ch8_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 8
tg (CPTG
uid 39358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39359,0
va (VaSet
)
xt "98500,206000,106400,207000"
st "d_addr_ch8_i : (5:0)"
blo "98500,206800"
)
)
)
*120 (CptPort
uid 39360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,188125,131750,188875"
)
n "d_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 9
tg (CPTG
uid 39362,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39363,0
va (VaSet
)
xt "122500,188000,130500,189000"
st "d_dat_ch1_o : (31:0)"
ju 2
blo "130500,188800"
)
)
)
*121 (CptPort
uid 39364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,189625,131750,190375"
)
n "d_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 10
tg (CPTG
uid 39366,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39367,0
va (VaSet
)
xt "122500,189500,130500,190500"
st "d_dat_ch2_o : (31:0)"
ju 2
blo "130500,190300"
)
)
)
*122 (CptPort
uid 39368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,191125,131750,191875"
)
n "d_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 11
tg (CPTG
uid 39370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39371,0
va (VaSet
)
xt "122500,191000,130500,192000"
st "d_dat_ch3_o : (31:0)"
ju 2
blo "130500,191800"
)
)
)
*123 (CptPort
uid 39372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,192625,131750,193375"
)
n "d_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 12
tg (CPTG
uid 39374,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39375,0
va (VaSet
)
xt "122500,192500,130500,193500"
st "d_dat_ch4_o : (31:0)"
ju 2
blo "130500,193300"
)
)
)
*124 (CptPort
uid 39376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,194125,131750,194875"
)
n "d_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 13
tg (CPTG
uid 39378,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39379,0
va (VaSet
)
xt "122500,194000,130500,195000"
st "d_dat_ch5_o : (31:0)"
ju 2
blo "130500,194800"
)
)
)
*125 (CptPort
uid 39380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,195625,131750,196375"
)
n "d_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 14
tg (CPTG
uid 39382,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39383,0
va (VaSet
)
xt "122500,195500,130500,196500"
st "d_dat_ch6_o : (31:0)"
ju 2
blo "130500,196300"
)
)
)
*126 (CptPort
uid 39384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,197125,131750,197875"
)
n "d_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 15
tg (CPTG
uid 39386,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39387,0
va (VaSet
)
xt "122500,197000,130500,198000"
st "d_dat_ch7_o : (31:0)"
ju 2
blo "130500,197800"
)
)
)
*127 (CptPort
uid 39388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,198625,131750,199375"
)
n "d_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 16
tg (CPTG
uid 39390,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39391,0
va (VaSet
)
xt "122500,198500,130500,199500"
st "d_dat_ch8_o : (31:0)"
ju 2
blo "130500,199300"
)
)
)
*128 (CptPort
uid 39456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,208625,98000,209375"
)
n "i_addr_ch1_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 33
tg (CPTG
uid 39458,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39459,0
va (VaSet
)
xt "98500,208500,106200,209500"
st "i_addr_ch1_i : (5:0)"
blo "98500,209300"
)
)
)
*129 (CptPort
uid 39460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,211125,98000,211875"
)
n "i_addr_ch2_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 34
tg (CPTG
uid 39462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39463,0
va (VaSet
)
xt "98500,211000,106200,212000"
st "i_addr_ch2_i : (5:0)"
blo "98500,211800"
)
)
)
*130 (CptPort
uid 39464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39465,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,213625,98000,214375"
)
n "i_addr_ch3_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 35
tg (CPTG
uid 39466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39467,0
va (VaSet
)
xt "98500,213500,106200,214500"
st "i_addr_ch3_i : (5:0)"
blo "98500,214300"
)
)
)
*131 (CptPort
uid 39468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,216125,98000,216875"
)
n "i_addr_ch4_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 36
tg (CPTG
uid 39470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39471,0
va (VaSet
)
xt "98500,216000,106200,217000"
st "i_addr_ch4_i : (5:0)"
blo "98500,216800"
)
)
)
*132 (CptPort
uid 39472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39473,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,218625,98000,219375"
)
n "i_addr_ch5_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 37
tg (CPTG
uid 39474,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39475,0
va (VaSet
)
xt "98500,218500,106200,219500"
st "i_addr_ch5_i : (5:0)"
blo "98500,219300"
)
)
)
*133 (CptPort
uid 39476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,221125,98000,221875"
)
n "i_addr_ch6_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 38
tg (CPTG
uid 39478,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39479,0
va (VaSet
)
xt "98500,221000,106200,222000"
st "i_addr_ch6_i : (5:0)"
blo "98500,221800"
)
)
)
*134 (CptPort
uid 39480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,223625,98000,224375"
)
n "i_addr_ch7_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 39
tg (CPTG
uid 39482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39483,0
va (VaSet
)
xt "98500,223500,106200,224500"
st "i_addr_ch7_i : (5:0)"
blo "98500,224300"
)
)
)
*135 (CptPort
uid 39484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,226125,98000,226875"
)
n "i_addr_ch8_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 40
tg (CPTG
uid 39486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39487,0
va (VaSet
)
xt "98500,226000,106200,227000"
st "i_addr_ch8_i : (5:0)"
blo "98500,226800"
)
)
)
*136 (CptPort
uid 39488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,200125,131750,200875"
)
n "i_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 41
tg (CPTG
uid 39490,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39491,0
va (VaSet
)
xt "122700,200000,130500,201000"
st "i_dat_ch1_o : (31:0)"
ju 2
blo "130500,200800"
)
)
)
*137 (CptPort
uid 39492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,202125,131750,202875"
)
n "i_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 42
tg (CPTG
uid 39494,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39495,0
va (VaSet
)
xt "122700,202000,130500,203000"
st "i_dat_ch2_o : (31:0)"
ju 2
blo "130500,202800"
)
)
)
*138 (CptPort
uid 39496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,203625,131750,204375"
)
n "i_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 43
tg (CPTG
uid 39498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39499,0
va (VaSet
)
xt "122700,203500,130500,204500"
st "i_dat_ch3_o : (31:0)"
ju 2
blo "130500,204300"
)
)
)
*139 (CptPort
uid 39500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,205125,131750,205875"
)
n "i_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 44
tg (CPTG
uid 39502,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39503,0
va (VaSet
)
xt "122700,205000,130500,206000"
st "i_dat_ch4_o : (31:0)"
ju 2
blo "130500,205800"
)
)
)
*140 (CptPort
uid 39504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,206625,131750,207375"
)
n "i_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 45
tg (CPTG
uid 39506,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39507,0
va (VaSet
)
xt "122700,206500,130500,207500"
st "i_dat_ch5_o : (31:0)"
ju 2
blo "130500,207300"
)
)
)
*141 (CptPort
uid 39508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,208125,131750,208875"
)
n "i_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 46
tg (CPTG
uid 39510,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39511,0
va (VaSet
)
xt "122700,208000,130500,209000"
st "i_dat_ch6_o : (31:0)"
ju 2
blo "130500,208800"
)
)
)
*142 (CptPort
uid 39512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,209625,131750,210375"
)
n "i_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 47
tg (CPTG
uid 39514,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39515,0
va (VaSet
)
xt "122700,209500,130500,210500"
st "i_dat_ch7_o : (31:0)"
ju 2
blo "130500,210300"
)
)
)
*143 (CptPort
uid 39516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,211125,131750,211875"
)
n "i_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 48
tg (CPTG
uid 39518,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39519,0
va (VaSet
)
xt "122700,211000,130500,212000"
st "i_dat_ch8_o : (31:0)"
ju 2
blo "130500,211800"
)
)
)
*144 (CptPort
uid 39520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,212625,131750,213375"
)
n "offset_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 49
tg (CPTG
uid 39522,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39523,0
va (VaSet
)
xt "121100,212500,130500,213500"
st "offset_dat_ch1_o : (31:0)"
ju 2
blo "130500,213300"
)
)
)
*145 (CptPort
uid 39524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,214125,131750,214875"
)
n "offset_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 50
tg (CPTG
uid 39526,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39527,0
va (VaSet
)
xt "121100,214000,130500,215000"
st "offset_dat_ch2_o : (31:0)"
ju 2
blo "130500,214800"
)
)
)
*146 (CptPort
uid 39528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,216125,131750,216875"
)
n "offset_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 51
tg (CPTG
uid 39530,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39531,0
va (VaSet
)
xt "121100,216000,130500,217000"
st "offset_dat_ch3_o : (31:0)"
ju 2
blo "130500,216800"
)
)
)
*147 (CptPort
uid 39532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,217625,131750,218375"
)
n "offset_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 52
tg (CPTG
uid 39534,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39535,0
va (VaSet
)
xt "121100,217500,130500,218500"
st "offset_dat_ch4_o : (31:0)"
ju 2
blo "130500,218300"
)
)
)
*148 (CptPort
uid 39536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39537,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,219125,131750,219875"
)
n "offset_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 53
tg (CPTG
uid 39538,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39539,0
va (VaSet
)
xt "121100,219000,130500,220000"
st "offset_dat_ch5_o : (31:0)"
ju 2
blo "130500,219800"
)
)
)
*149 (CptPort
uid 39540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,220625,131750,221375"
)
n "offset_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 54
tg (CPTG
uid 39542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39543,0
va (VaSet
)
xt "121100,220500,130500,221500"
st "offset_dat_ch6_o : (31:0)"
ju 2
blo "130500,221300"
)
)
)
*150 (CptPort
uid 39544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,222125,131750,222875"
)
n "offset_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 55
tg (CPTG
uid 39546,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39547,0
va (VaSet
)
xt "121100,222000,130500,223000"
st "offset_dat_ch7_o : (31:0)"
ju 2
blo "130500,222800"
)
)
)
*151 (CptPort
uid 39548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,223625,131750,224375"
)
n "offset_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 56
tg (CPTG
uid 39550,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39551,0
va (VaSet
)
xt "121100,223500,130500,224500"
st "offset_dat_ch8_o : (31:0)"
ju 2
blo "130500,224300"
)
)
)
*152 (CptPort
uid 39552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39553,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,228625,98000,229375"
)
n "p_addr_ch1_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 57
tg (CPTG
uid 39554,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39555,0
va (VaSet
)
xt "98500,228500,106400,229500"
st "p_addr_ch1_i : (5:0)"
blo "98500,229300"
)
)
)
*153 (CptPort
uid 39556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,231125,98000,231875"
)
n "p_addr_ch2_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 58
tg (CPTG
uid 39558,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39559,0
va (VaSet
)
xt "98500,231000,106400,232000"
st "p_addr_ch2_i : (5:0)"
blo "98500,231800"
)
)
)
*154 (CptPort
uid 39560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,233625,98000,234375"
)
n "p_addr_ch3_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 59
tg (CPTG
uid 39562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39563,0
va (VaSet
)
xt "98500,233500,106400,234500"
st "p_addr_ch3_i : (5:0)"
blo "98500,234300"
)
)
)
*155 (CptPort
uid 39564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,236125,98000,236875"
)
n "p_addr_ch4_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 60
tg (CPTG
uid 39566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39567,0
va (VaSet
)
xt "98500,236000,106400,237000"
st "p_addr_ch4_i : (5:0)"
blo "98500,236800"
)
)
)
*156 (CptPort
uid 39568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,238625,98000,239375"
)
n "p_addr_ch5_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 61
tg (CPTG
uid 39570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39571,0
va (VaSet
)
xt "98500,238500,106400,239500"
st "p_addr_ch5_i : (5:0)"
blo "98500,239300"
)
)
)
*157 (CptPort
uid 39572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,241125,98000,241875"
)
n "p_addr_ch6_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 62
tg (CPTG
uid 39574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39575,0
va (VaSet
)
xt "98500,241000,106400,242000"
st "p_addr_ch6_i : (5:0)"
blo "98500,241800"
)
)
)
*158 (CptPort
uid 39576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,243625,98000,244375"
)
n "p_addr_ch7_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 63
tg (CPTG
uid 39578,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39579,0
va (VaSet
)
xt "98500,243500,106400,244500"
st "p_addr_ch7_i : (5:0)"
blo "98500,244300"
)
)
)
*159 (CptPort
uid 39580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,246125,98000,246875"
)
n "p_addr_ch8_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 64
tg (CPTG
uid 39582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39583,0
va (VaSet
)
xt "98500,246000,106400,247000"
st "p_addr_ch8_i : (5:0)"
blo "98500,246800"
)
)
)
*160 (CptPort
uid 39584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,225125,131750,225875"
)
n "p_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 65
tg (CPTG
uid 39586,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39587,0
va (VaSet
)
xt "122500,225000,130500,226000"
st "p_dat_ch1_o : (31:0)"
ju 2
blo "130500,225800"
)
)
)
*161 (CptPort
uid 39588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,226625,131750,227375"
)
n "p_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 66
tg (CPTG
uid 39590,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39591,0
va (VaSet
)
xt "122500,226500,130500,227500"
st "p_dat_ch2_o : (31:0)"
ju 2
blo "130500,227300"
)
)
)
*162 (CptPort
uid 39592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,228125,131750,228875"
)
n "p_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 67
tg (CPTG
uid 39594,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39595,0
va (VaSet
)
xt "122500,228000,130500,229000"
st "p_dat_ch3_o : (31:0)"
ju 2
blo "130500,228800"
)
)
)
*163 (CptPort
uid 39596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,230125,131750,230875"
)
n "p_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 68
tg (CPTG
uid 39598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39599,0
va (VaSet
)
xt "122500,230000,130500,231000"
st "p_dat_ch4_o : (31:0)"
ju 2
blo "130500,230800"
)
)
)
*164 (CptPort
uid 39600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,231625,131750,232375"
)
n "p_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 69
tg (CPTG
uid 39602,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39603,0
va (VaSet
)
xt "122500,231500,130500,232500"
st "p_dat_ch5_o : (31:0)"
ju 2
blo "130500,232300"
)
)
)
*165 (CptPort
uid 39604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,233125,131750,233875"
)
n "p_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 70
tg (CPTG
uid 39606,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39607,0
va (VaSet
)
xt "122500,233000,130500,234000"
st "p_dat_ch6_o : (31:0)"
ju 2
blo "130500,233800"
)
)
)
*166 (CptPort
uid 39608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,234625,131750,235375"
)
n "p_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 71
tg (CPTG
uid 39610,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39611,0
va (VaSet
)
xt "122500,234500,130500,235500"
st "p_dat_ch7_o : (31:0)"
ju 2
blo "130500,235300"
)
)
)
*167 (CptPort
uid 39612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,236125,131750,236875"
)
n "p_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 72
tg (CPTG
uid 39614,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39615,0
va (VaSet
)
xt "122500,236000,130500,237000"
st "p_dat_ch8_o : (31:0)"
ju 2
blo "130500,236800"
)
)
)
*168 (CptPort
uid 39616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,237625,131750,238375"
)
n "sa_bias_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 73
tg (CPTG
uid 39618,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39619,0
va (VaSet
)
xt "120300,237500,130500,238500"
st "sa_bias_dat_ch1_o : (31:0)"
ju 2
blo "130500,238300"
)
)
)
*169 (CptPort
uid 39620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,239125,131750,239875"
)
n "sa_bias_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 74
tg (CPTG
uid 39622,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39623,0
va (VaSet
)
xt "120300,239000,130500,240000"
st "sa_bias_dat_ch2_o : (31:0)"
ju 2
blo "130500,239800"
)
)
)
*170 (CptPort
uid 39624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,240625,131750,241375"
)
n "sa_bias_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 75
tg (CPTG
uid 39626,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39627,0
va (VaSet
)
xt "120300,240500,130500,241500"
st "sa_bias_dat_ch3_o : (31:0)"
ju 2
blo "130500,241300"
)
)
)
*171 (CptPort
uid 39628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,242125,131750,242875"
)
n "sa_bias_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 76
tg (CPTG
uid 39630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39631,0
va (VaSet
)
xt "120300,242000,130500,243000"
st "sa_bias_dat_ch4_o : (31:0)"
ju 2
blo "130500,242800"
)
)
)
*172 (CptPort
uid 39632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39633,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,244125,131750,244875"
)
n "sa_bias_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 77
tg (CPTG
uid 39634,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39635,0
va (VaSet
)
xt "120300,244000,130500,245000"
st "sa_bias_dat_ch5_o : (31:0)"
ju 2
blo "130500,244800"
)
)
)
*173 (CptPort
uid 39636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,245625,131750,246375"
)
n "sa_bias_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 78
tg (CPTG
uid 39638,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39639,0
va (VaSet
)
xt "120300,245500,130500,246500"
st "sa_bias_dat_ch6_o : (31:0)"
ju 2
blo "130500,246300"
)
)
)
*174 (CptPort
uid 39640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,247125,131750,247875"
)
n "sa_bias_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 79
tg (CPTG
uid 39642,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39643,0
va (VaSet
)
xt "120300,247000,130500,248000"
st "sa_bias_dat_ch7_o : (31:0)"
ju 2
blo "130500,247800"
)
)
)
*175 (CptPort
uid 39644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,248625,131750,249375"
)
n "sa_bias_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 80
tg (CPTG
uid 39646,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39647,0
va (VaSet
)
xt "120300,248500,130500,249500"
st "sa_bias_dat_ch8_o : (31:0)"
ju 2
blo "130500,249300"
)
)
)
*176 (CptPort
uid 39648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39649,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,248625,98000,249375"
)
n "z_addr_ch1_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 81
tg (CPTG
uid 39650,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39651,0
va (VaSet
)
xt "98500,248500,106400,249500"
st "z_addr_ch1_i : (5:0)"
blo "98500,249300"
)
)
)
*177 (CptPort
uid 39652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39653,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,251125,98000,251875"
)
n "z_addr_ch2_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 82
tg (CPTG
uid 39654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39655,0
va (VaSet
)
xt "98500,251000,106400,252000"
st "z_addr_ch2_i : (5:0)"
blo "98500,251800"
)
)
)
*178 (CptPort
uid 39656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,253625,98000,254375"
)
n "z_addr_ch3_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 83
tg (CPTG
uid 39658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39659,0
va (VaSet
)
xt "98500,253500,106400,254500"
st "z_addr_ch3_i : (5:0)"
blo "98500,254300"
)
)
)
*179 (CptPort
uid 39660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39661,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,256125,98000,256875"
)
n "z_addr_ch4_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 84
tg (CPTG
uid 39662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39663,0
va (VaSet
)
xt "98500,256000,106400,257000"
st "z_addr_ch4_i : (5:0)"
blo "98500,256800"
)
)
)
*180 (CptPort
uid 39664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39665,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,258625,98000,259375"
)
n "z_addr_ch5_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 85
tg (CPTG
uid 39666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39667,0
va (VaSet
)
xt "98500,258500,106400,259500"
st "z_addr_ch5_i : (5:0)"
blo "98500,259300"
)
)
)
*181 (CptPort
uid 39668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,261125,98000,261875"
)
n "z_addr_ch6_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 86
tg (CPTG
uid 39670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39671,0
va (VaSet
)
xt "98500,261000,106400,262000"
st "z_addr_ch6_i : (5:0)"
blo "98500,261800"
)
)
)
*182 (CptPort
uid 39672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,263625,98000,264375"
)
n "z_addr_ch7_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 87
tg (CPTG
uid 39674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39675,0
va (VaSet
)
xt "98500,263500,106400,264500"
st "z_addr_ch7_i : (5:0)"
blo "98500,264300"
)
)
)
*183 (CptPort
uid 39676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,266125,98000,266875"
)
n "z_addr_ch8_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 88
tg (CPTG
uid 39678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39679,0
va (VaSet
)
xt "98500,266000,106400,267000"
st "z_addr_ch8_i : (5:0)"
blo "98500,266800"
)
)
)
*184 (CptPort
uid 39680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,250125,131750,250875"
)
n "z_dat_ch1_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 89
tg (CPTG
uid 39682,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39683,0
va (VaSet
)
xt "122500,250000,130500,251000"
st "z_dat_ch1_o : (31:0)"
ju 2
blo "130500,250800"
)
)
)
*185 (CptPort
uid 39684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,251625,131750,252375"
)
n "z_dat_ch2_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 90
tg (CPTG
uid 39686,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39687,0
va (VaSet
)
xt "122500,251500,130500,252500"
st "z_dat_ch2_o : (31:0)"
ju 2
blo "130500,252300"
)
)
)
*186 (CptPort
uid 39688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,253125,131750,253875"
)
n "z_dat_ch3_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 91
tg (CPTG
uid 39690,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39691,0
va (VaSet
)
xt "122500,253000,130500,254000"
st "z_dat_ch3_o : (31:0)"
ju 2
blo "130500,253800"
)
)
)
*187 (CptPort
uid 39692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39693,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,254625,131750,255375"
)
n "z_dat_ch4_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 92
tg (CPTG
uid 39694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39695,0
va (VaSet
)
xt "122500,254500,130500,255500"
st "z_dat_ch4_o : (31:0)"
ju 2
blo "130500,255300"
)
)
)
*188 (CptPort
uid 39696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,256125,131750,256875"
)
n "z_dat_ch5_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 93
tg (CPTG
uid 39698,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39699,0
va (VaSet
)
xt "122500,256000,130500,257000"
st "z_dat_ch5_o : (31:0)"
ju 2
blo "130500,256800"
)
)
)
*189 (CptPort
uid 39700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39701,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,258125,131750,258875"
)
n "z_dat_ch6_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 94
tg (CPTG
uid 39702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39703,0
va (VaSet
)
xt "122500,258000,130500,259000"
st "z_dat_ch6_o : (31:0)"
ju 2
blo "130500,258800"
)
)
)
*190 (CptPort
uid 39704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39705,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,259625,131750,260375"
)
n "z_dat_ch7_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 95
tg (CPTG
uid 39706,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39707,0
va (VaSet
)
xt "122500,259500,130500,260500"
st "z_dat_ch7_o : (31:0)"
ju 2
blo "130500,260300"
)
)
)
*191 (CptPort
uid 39708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39709,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,261125,131750,261875"
)
n "z_dat_ch8_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 96
tg (CPTG
uid 39710,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39711,0
va (VaSet
)
xt "122500,261000,130500,262000"
st "z_dat_ch8_o : (31:0)"
ju 2
blo "130500,261800"
)
)
)
*192 (CptPort
uid 41129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,262625,131750,263375"
)
n "const_val_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 81
r 81
tg (CPTG
uid 41131,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41132,0
va (VaSet
)
xt "122800,262500,130500,263500"
st "const_val_o : (13:0)"
ju 2
blo "130500,263300"
)
)
)
*193 (CptPort
uid 41133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,268625,98000,269375"
)
n "filter_coeff_addr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 81
r 82
tg (CPTG
uid 41135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41136,0
va (VaSet
)
xt "98500,268500,107900,269500"
st "filter_coeff_addr_i : (2:0)"
blo "98500,269300"
)
)
)
*194 (CptPort
uid 41137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,264125,131750,264875"
)
n "filter_coeff_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 81
r 83
tg (CPTG
uid 41139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41140,0
va (VaSet
)
xt "121000,264000,130500,265000"
st "filter_coeff_dat_o : (31:0)"
ju 2
blo "130500,264800"
)
)
)
*195 (CptPort
uid 41141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,265625,131750,266375"
)
n "ramp_amp_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 81
r 84
tg (CPTG
uid 41143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41144,0
va (VaSet
)
xt "122800,265500,130500,266500"
st "ramp_amp_o : (13:0)"
ju 2
blo "130500,266300"
)
)
)
*196 (CptPort
uid 41149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,267125,131750,267875"
)
n "servo_mode_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
m 1
o 81
r 86
tg (CPTG
uid 41151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41152,0
va (VaSet
)
xt "122300,267000,130500,268000"
st "servo_mode_o : (1:0)"
ju 2
blo "130500,267800"
)
)
)
*197 (CptPort
uid 50016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 50017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "131000,268625,131750,269375"
)
n "ramp_step_size_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 86
r 86
tg (CPTG
uid 50018,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 50019,0
va (VaSet
)
xt "120600,268500,130500,269500"
st "ramp_step_size_o : (13:0)"
ju 2
blo "130500,269300"
)
)
)
]
shape (Rectangle
uid 39713,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,187500,131000,270000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 39714,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
uid 39715,0
va (VaSet
font "Arial,8,1"
)
xt "112400,236000,118100,237000"
st "readout_card"
blo "112400,236800"
)
*199 (Text
uid 39716,0
va (VaSet
font "Arial,8,1"
)
xt "112400,237000,117800,238000"
st "wbs_fb_data"
blo "112400,237800"
)
*200 (Text
uid 39717,0
va (VaSet
font "Arial,8,1"
)
xt "112400,238000,113400,239000"
st "I11"
blo "112400,238800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 39718,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 39719,0
text (MLText
uid 39720,0
va (VaSet
font "Courier New,8,0"
)
xt "83000,193500,83000,193500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*201 (Net
uid 39721,0
name "coadded_addr_ch1_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 329
declText (MLText
uid 39722,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*202 (Net
uid 39729,0
name "coadded_addr_ch2_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 330
declText (MLText
uid 39730,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*203 (Net
uid 39737,0
name "coadded_addr_ch3_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 331
declText (MLText
uid 39738,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*204 (Net
uid 39745,0
name "coadded_addr_ch4_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 332
declText (MLText
uid 39746,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*205 (Net
uid 39753,0
name "coadded_addr_ch5_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 333
declText (MLText
uid 39754,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*206 (Net
uid 39761,0
name "coadded_addr_ch6_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 334
declText (MLText
uid 39762,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*207 (Net
uid 39769,0
name "coadded_addr_ch7_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 335
declText (MLText
uid 39770,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*208 (Net
uid 39777,0
name "coadded_addr_ch8_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 336
declText (MLText
uid 39778,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*209 (Net
uid 39785,0
name "filtered_addr_ch1_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 337
declText (MLText
uid 39786,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*210 (Net
uid 39793,0
name "filtered_addr_ch2_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 338
declText (MLText
uid 39794,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*211 (Net
uid 39801,0
name "filtered_addr_ch3_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 339
declText (MLText
uid 39802,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*212 (Net
uid 39809,0
name "filtered_addr_ch4_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 340
declText (MLText
uid 39810,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*213 (Net
uid 39817,0
name "filtered_addr_ch5_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 341
declText (MLText
uid 39818,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*214 (Net
uid 39825,0
name "filtered_addr_ch6_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 342
declText (MLText
uid 39826,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*215 (Net
uid 39833,0
name "filtered_addr_ch7_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 343
declText (MLText
uid 39834,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*216 (Net
uid 39841,0
name "filtered_addr_ch8_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 344
declText (MLText
uid 39842,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*217 (Net
uid 39849,0
name "fsfb_addr_ch1_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 345
declText (MLText
uid 39850,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*218 (Net
uid 39857,0
name "fsfb_addr_ch2_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 346
declText (MLText
uid 39858,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*219 (Net
uid 39865,0
name "fsfb_addr_ch3_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 347
declText (MLText
uid 39866,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*220 (Net
uid 39873,0
name "fsfb_addr_ch4_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 348
declText (MLText
uid 39874,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*221 (Net
uid 39881,0
name "fsfb_addr_ch5_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 349
declText (MLText
uid 39882,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*222 (Net
uid 39889,0
name "fsfb_addr_ch6_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 350
declText (MLText
uid 39890,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*223 (Net
uid 39897,0
name "fsfb_addr_ch7_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 351
declText (MLText
uid 39898,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*224 (Net
uid 39905,0
name "fsfb_addr_ch8_o"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 352
declText (MLText
uid 39906,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*225 (Net
uid 39913,0
name "raw_addr_ch1_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 353
declText (MLText
uid 39914,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*226 (Net
uid 39921,0
name "raw_addr_ch2_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 354
declText (MLText
uid 39922,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*227 (Net
uid 39929,0
name "raw_addr_ch3_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 355
declText (MLText
uid 39930,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*228 (Net
uid 39937,0
name "raw_addr_ch4_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 356
declText (MLText
uid 39938,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*229 (Net
uid 39945,0
name "raw_addr_ch5_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 357
declText (MLText
uid 39946,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*230 (Net
uid 39953,0
name "raw_addr_ch6_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 358
declText (MLText
uid 39954,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*231 (Net
uid 39961,0
name "raw_addr_ch7_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 359
declText (MLText
uid 39962,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*232 (Net
uid 39969,0
name "raw_addr_ch8_o"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 360
declText (MLText
uid 39970,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*233 (Net
uid 39977,0
name "raw_req_ch1_o"
type "std_logic"
orderNo 361
declText (MLText
uid 39978,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*234 (Net
uid 39985,0
name "raw_req_ch2_o"
type "std_logic"
orderNo 362
declText (MLText
uid 39986,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*235 (Net
uid 39993,0
name "raw_req_ch3_o"
type "std_logic"
orderNo 363
declText (MLText
uid 39994,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*236 (Net
uid 40001,0
name "raw_req_ch4_o"
type "std_logic"
orderNo 364
declText (MLText
uid 40002,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*237 (Net
uid 40009,0
name "raw_req_ch5_o"
type "std_logic"
orderNo 365
declText (MLText
uid 40010,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*238 (Net
uid 40017,0
name "raw_req_ch6_o"
type "std_logic"
orderNo 366
declText (MLText
uid 40018,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*239 (Net
uid 40025,0
name "raw_req_ch7_o"
type "std_logic"
orderNo 367
declText (MLText
uid 40026,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*240 (Net
uid 40033,0
name "raw_req_ch8_o"
type "std_logic"
orderNo 368
declText (MLText
uid 40034,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*241 (Net
uid 40041,0
name "coadded_dat_ch1_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 369
declText (MLText
uid 40042,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*242 (Net
uid 40049,0
name "coadded_dat_ch2_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 370
declText (MLText
uid 40050,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*243 (Net
uid 40057,0
name "coadded_dat_ch3_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 371
declText (MLText
uid 40058,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*244 (Net
uid 40065,0
name "coadded_dat_ch4_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 372
declText (MLText
uid 40066,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*245 (Net
uid 40073,0
name "coadded_dat_ch5_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 373
declText (MLText
uid 40074,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*246 (Net
uid 40081,0
name "coadded_dat_ch6_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 374
declText (MLText
uid 40082,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*247 (Net
uid 40089,0
name "coadded_dat_ch7_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 375
declText (MLText
uid 40090,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*248 (Net
uid 40097,0
name "coadded_dat_ch8_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 376
declText (MLText
uid 40098,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*249 (Net
uid 40105,0
name "filtered_dat_ch1_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 377
declText (MLText
uid 40106,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*250 (Net
uid 40113,0
name "filtered_dat_ch2_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 378
declText (MLText
uid 40114,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*251 (Net
uid 40121,0
name "filtered_dat_ch3_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 379
declText (MLText
uid 40122,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*252 (Net
uid 40129,0
name "filtered_dat_ch4_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 380
declText (MLText
uid 40130,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*253 (Net
uid 40137,0
name "filtered_dat_ch5_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 381
declText (MLText
uid 40138,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*254 (Net
uid 40145,0
name "filtered_dat_ch6_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 382
declText (MLText
uid 40146,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*255 (Net
uid 40153,0
name "filtered_dat_ch7_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 383
declText (MLText
uid 40154,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*256 (Net
uid 40161,0
name "filtered_dat_ch8_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 384
declText (MLText
uid 40162,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*257 (Net
uid 40169,0
name "fsfb_dat_ch1_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 385
declText (MLText
uid 40170,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*258 (Net
uid 40177,0
name "fsfb_dat_ch2_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 386
declText (MLText
uid 40178,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*259 (Net
uid 40185,0
name "fsfb_dat_ch3_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 387
declText (MLText
uid 40186,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*260 (Net
uid 40193,0
name "fsfb_dat_ch4_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 388
declText (MLText
uid 40194,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*261 (Net
uid 40201,0
name "fsfb_dat_ch5_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 389
declText (MLText
uid 40202,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*262 (Net
uid 40209,0
name "fsfb_dat_ch6_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 390
declText (MLText
uid 40210,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*263 (Net
uid 40217,0
name "fsfb_dat_ch7_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 391
declText (MLText
uid 40218,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*264 (Net
uid 40225,0
name "fsfb_dat_ch8_i"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 392
declText (MLText
uid 40226,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*265 (Net
uid 40233,0
name "raw_ack_ch1_i"
type "std_logic"
orderNo 393
declText (MLText
uid 40234,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*266 (Net
uid 40241,0
name "raw_ack_ch2_i"
type "std_logic"
orderNo 394
declText (MLText
uid 40242,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*267 (Net
uid 40249,0
name "raw_ack_ch3_i"
type "std_logic"
orderNo 395
declText (MLText
uid 40250,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*268 (Net
uid 40257,0
name "raw_ack_ch4_i"
type "std_logic"
orderNo 396
declText (MLText
uid 40258,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*269 (Net
uid 40265,0
name "raw_ack_ch5_i"
type "std_logic"
orderNo 397
declText (MLText
uid 40266,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*270 (Net
uid 40273,0
name "raw_ack_ch6_i"
type "std_logic"
orderNo 398
declText (MLText
uid 40274,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*271 (Net
uid 40281,0
name "raw_ack_ch7_i"
type "std_logic"
orderNo 399
declText (MLText
uid 40282,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*272 (Net
uid 40289,0
name "raw_ack_ch8_i"
type "std_logic"
orderNo 400
declText (MLText
uid 40290,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*273 (Net
uid 40297,0
name "raw_dat_ch1_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 401
declText (MLText
uid 40298,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*274 (Net
uid 40305,0
name "raw_dat_ch2_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 402
declText (MLText
uid 40306,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*275 (Net
uid 40313,0
name "raw_dat_ch3_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 403
declText (MLText
uid 40314,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*276 (Net
uid 40321,0
name "raw_dat_ch4_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 404
declText (MLText
uid 40322,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*277 (Net
uid 40329,0
name "raw_dat_ch5_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 405
declText (MLText
uid 40330,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*278 (Net
uid 40337,0
name "raw_dat_ch6_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 406
declText (MLText
uid 40338,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*279 (Net
uid 40345,0
name "raw_dat_ch7_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 407
declText (MLText
uid 40346,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*280 (Net
uid 40353,0
name "raw_dat_ch8_i"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 408
declText (MLText
uid 40354,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*281 (SaComponent
uid 41845,0
optionalChildren [
*282 (CptPort
uid 41854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,69125,46250,69875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 1
r 1
tg (CPTG
uid 41856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41857,0
va (VaSet
)
xt "41700,69000,45000,70000"
st "adc_clk_o"
ju 2
blo "45000,69800"
)
)
)
*283 (CptPort
uid 41858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,69125,16500,69875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 41860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41861,0
va (VaSet
)
xt "17000,69000,23200,70000"
st "adc_coadd_en_i"
blo "17000,69800"
)
)
)
*284 (CptPort
uid 41862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,70625,16500,71375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 3
tg (CPTG
uid 41864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41865,0
va (VaSet
)
xt "17000,70500,23600,71500"
st "adc_dat_i : (13:0)"
blo "17000,71300"
)
)
)
*285 (CptPort
uid 41866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,72125,16500,72875"
)
n "adc_ovr_i"
t "std_logic"
o 1
r 4
tg (CPTG
uid 41868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41869,0
va (VaSet
)
xt "17000,72000,20200,73000"
st "adc_ovr_i"
blo "17000,72800"
)
)
)
*286 (CptPort
uid 41870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,73625,16500,74375"
)
n "adc_rdy_i"
t "std_logic"
o 1
r 5
tg (CPTG
uid 41872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41873,0
va (VaSet
)
xt "17000,73500,20200,74500"
st "adc_rdy_i"
blo "17000,74300"
)
)
)
*287 (CptPort
uid 41874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,75125,16500,75875"
)
n "clk_200_i"
t "std_logic"
o 1
r 6
tg (CPTG
uid 41876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41877,0
va (VaSet
)
xt "17000,75000,20100,76000"
st "clk_200_i"
blo "17000,75800"
)
)
)
*288 (CptPort
uid 41878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,77125,16500,77875"
)
n "clk_50_i"
t "std_logic"
o 1
r 7
tg (CPTG
uid 41880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41881,0
va (VaSet
)
xt "17000,77000,19700,78000"
st "clk_50_i"
blo "17000,77800"
)
)
)
*289 (CptPort
uid 41882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,78625,16500,79375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 8
tg (CPTG
uid 41884,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41885,0
va (VaSet
)
xt "17000,78500,25700,79500"
st "coadded_addr_i : (5:0)"
blo "17000,79300"
)
)
)
*290 (CptPort
uid 41886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,70625,46250,71375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 9
tg (CPTG
uid 41888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41889,0
va (VaSet
)
xt "36200,70500,45000,71500"
st "coadded_dat_o : (31:0)"
ju 2
blo "45000,71300"
)
)
)
*291 (CptPort
uid 41890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,80125,16500,80875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 10
tg (CPTG
uid 41892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41893,0
va (VaSet
)
xt "17000,80000,24500,81000"
st "const_val_i : (13:0)"
blo "17000,80800"
)
)
)
*292 (CptPort
uid 41894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,72125,46250,72875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 11
tg (CPTG
uid 41896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41897,0
va (VaSet
)
xt "38900,72000,45000,73000"
st "d_addr_o : (5:0)"
ju 2
blo "45000,72800"
)
)
)
*293 (CptPort
uid 41898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,81625,16500,82375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 12
tg (CPTG
uid 41900,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41901,0
va (VaSet
)
xt "17000,81500,22800,82500"
st "d_dat_i : (31:0)"
blo "17000,82300"
)
)
)
*294 (CptPort
uid 41902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,73625,46250,74375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 1
r 13
tg (CPTG
uid 41904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41905,0
va (VaSet
)
xt "41700,73500,45000,74500"
st "dac_clk_o"
ju 2
blo "45000,74300"
)
)
)
*295 (CptPort
uid 41906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,83125,16500,83875"
)
n "dac_dat_en_i"
t "std_logic"
o 1
r 14
tg (CPTG
uid 41908,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41909,0
va (VaSet
)
xt "17000,83000,22200,84000"
st "dac_dat_en_i"
blo "17000,83800"
)
)
)
*296 (CptPort
uid 41910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,75125,46250,75875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 15
tg (CPTG
uid 41912,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41913,0
va (VaSet
)
xt "38200,75000,45000,76000"
st "dac_dat_o : (13:0)"
ju 2
blo "45000,75800"
)
)
)
*297 (CptPort
uid 41914,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,76625,46250,77375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 16
tg (CPTG
uid 41916,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41917,0
va (VaSet
)
xt "35400,76500,45000,77500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "45000,77300"
)
)
)
*298 (CptPort
uid 41918,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41919,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,85125,16500,85875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 17
tg (CPTG
uid 41920,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41921,0
va (VaSet
)
xt "17000,85000,26300,86000"
st "filter_coeff_dat_i : (31:0)"
blo "17000,85800"
)
)
)
*299 (CptPort
uid 41922,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41923,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,86625,16500,87375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 18
tg (CPTG
uid 41924,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41925,0
va (VaSet
)
xt "17000,86500,25200,87500"
st "filtered_addr_i : (5:0)"
blo "17000,87300"
)
)
)
*300 (CptPort
uid 41926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,78125,46250,78875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 19
tg (CPTG
uid 41928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41929,0
va (VaSet
)
xt "36700,78000,45000,79000"
st "filtered_dat_o : (31:0)"
ju 2
blo "45000,78800"
)
)
)
*301 (CptPort
uid 41930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,88125,16500,88875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 20
tg (CPTG
uid 41932,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41933,0
va (VaSet
)
xt "17000,88000,23700,89000"
st "fsfb_addr_i : (5:0)"
blo "17000,88800"
)
)
)
*302 (CptPort
uid 41934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,79625,46250,80375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 21
tg (CPTG
uid 41936,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41937,0
va (VaSet
)
xt "38200,79500,45000,80500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "45000,80300"
)
)
)
*303 (CptPort
uid 41938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41939,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,81125,46250,81875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 22
tg (CPTG
uid 41940,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41941,0
va (VaSet
)
xt "39100,81000,45000,82000"
st "i_addr_o : (5:0)"
ju 2
blo "45000,81800"
)
)
)
*304 (CptPort
uid 41942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41943,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,89625,16500,90375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 23
tg (CPTG
uid 41944,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41945,0
va (VaSet
)
xt "17000,89500,22600,90500"
st "i_dat_i : (31:0)"
blo "17000,90300"
)
)
)
*305 (CptPort
uid 41946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41947,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,82625,46250,83375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 24
tg (CPTG
uid 41948,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41949,0
va (VaSet
)
xt "36000,82500,45000,83500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "45000,83300"
)
)
)
*306 (CptPort
uid 41950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41951,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,91125,16500,91875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 25
tg (CPTG
uid 41952,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41953,0
va (VaSet
)
xt "17000,91000,24600,92000"
st "offset_dat_i : (31:0)"
blo "17000,91800"
)
)
)
*307 (CptPort
uid 41954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41955,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,84125,46250,84875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 26
tg (CPTG
uid 41956,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41957,0
va (VaSet
)
xt "38900,84000,45000,85000"
st "p_addr_o : (5:0)"
ju 2
blo "45000,84800"
)
)
)
*308 (CptPort
uid 41958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41959,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,92625,16500,93375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 27
tg (CPTG
uid 41960,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41961,0
va (VaSet
)
xt "17000,92500,22800,93500"
st "p_dat_i : (31:0)"
blo "17000,93300"
)
)
)
*309 (CptPort
uid 41962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41963,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,94625,16500,95375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 28
tg (CPTG
uid 41964,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41965,0
va (VaSet
)
xt "17000,94500,24500,95500"
st "ramp_amp_i : (13:0)"
blo "17000,95300"
)
)
)
*310 (CptPort
uid 41966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41967,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,85625,46250,86375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 1
r 30
tg (CPTG
uid 41968,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41969,0
va (VaSet
)
xt "41500,85500,45000,86500"
st "raw_ack_o"
ju 2
blo "45000,86300"
)
)
)
*311 (CptPort
uid 41970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41971,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,96125,16500,96875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 1
r 31
tg (CPTG
uid 41972,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41973,0
va (VaSet
)
xt "17000,96000,24100,97000"
st "raw_addr_i : (12:0)"
blo "17000,96800"
)
)
)
*312 (CptPort
uid 41974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,87125,46250,87875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 32
tg (CPTG
uid 41976,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41977,0
va (VaSet
)
xt "38200,87000,45000,88000"
st "raw_dat_o : (13:0)"
ju 2
blo "45000,87800"
)
)
)
*313 (CptPort
uid 41978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41979,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,97625,16500,98375"
)
n "raw_req_i"
t "std_logic"
o 1
r 33
tg (CPTG
uid 41980,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41981,0
va (VaSet
)
xt "17000,97500,20400,98500"
st "raw_req_i"
blo "17000,98300"
)
)
)
*314 (CptPort
uid 41982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41983,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,99125,16500,99875"
)
n "restart_frame_i"
t "std_logic"
o 1
r 34
tg (CPTG
uid 41984,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41985,0
va (VaSet
)
xt "17000,99000,22900,100000"
st "restart_frame_i"
blo "17000,99800"
)
)
)
*315 (CptPort
uid 41986,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41987,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,100625,16500,101375"
)
n "row_switch_i"
t "std_logic"
o 1
r 35
tg (CPTG
uid 41988,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41989,0
va (VaSet
)
xt "17000,100500,22100,101500"
st "row_switch_i"
blo "17000,101300"
)
)
)
*316 (CptPort
uid 41990,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41991,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,102625,16500,103375"
)
n "rst_i"
t "std_logic"
o 1
r 36
tg (CPTG
uid 41992,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41993,0
va (VaSet
)
xt "17000,102500,18500,103500"
st "rst_i"
blo "17000,103300"
)
)
)
*317 (CptPort
uid 41994,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,88625,46250,89375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 37
tg (CPTG
uid 41996,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41997,0
va (VaSet
)
xt "35200,88500,45000,89500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "45000,89300"
)
)
)
*318 (CptPort
uid 41998,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,104125,16500,104875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 38
tg (CPTG
uid 42000,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42001,0
va (VaSet
)
xt "17000,104000,25400,105000"
st "sa_bias_dat_i : (31:0)"
blo "17000,104800"
)
)
)
*319 (CptPort
uid 42002,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42003,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,105625,16500,106375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 1
r 39
tg (CPTG
uid 42004,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42005,0
va (VaSet
)
xt "17000,105500,25000,106500"
st "servo_mode_i : (1:0)"
blo "17000,106300"
)
)
)
*320 (CptPort
uid 42006,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42007,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45500,90125,46250,90875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 40
tg (CPTG
uid 42008,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42009,0
va (VaSet
)
xt "38900,90000,45000,91000"
st "z_addr_o : (5:0)"
ju 2
blo "45000,90800"
)
)
)
*321 (CptPort
uid 42010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42011,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,107125,16500,107875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 41
tg (CPTG
uid 42012,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42013,0
va (VaSet
)
xt "17000,107000,22800,108000"
st "z_dat_i : (31:0)"
blo "17000,107800"
)
)
)
*322 (CptPort
uid 42014,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42015,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15750,108625,16500,109375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 42016,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42017,0
va (VaSet
)
xt "17000,108500,26700,109500"
st "ramp_step_size_i : (13:0)"
blo "17000,109300"
)
)
)
]
shape (Rectangle
uid 41846,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16500,68500,45500,110000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 41847,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*323 (Text
uid 41848,0
va (VaSet
font "Arial,8,1"
)
xt "28900,96000,34600,97000"
st "readout_card"
blo "28900,96800"
)
*324 (Text
uid 41849,0
va (VaSet
font "Arial,8,1"
)
xt "28900,97000,34800,98000"
st "flux_loop_ctrl"
blo "28900,97800"
)
*325 (Text
uid 41850,0
va (VaSet
font "Arial,8,1"
)
xt "28900,98000,29500,99000"
st "I1"
blo "28900,98800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 41851,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 41852,0
text (MLText
uid 41853,0
va (VaSet
font "Courier New,8,0"
)
xt "1500,61000,1500,61000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*326 (SaComponent
uid 42018,0
optionalChildren [
*327 (CptPort
uid 42027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,123125,45750,123875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 1
r 1
tg (CPTG
uid 42029,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42030,0
va (VaSet
)
xt "41200,123000,44500,124000"
st "adc_clk_o"
ju 2
blo "44500,123800"
)
)
)
*328 (CptPort
uid 42031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,123125,16000,123875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 42033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42034,0
va (VaSet
)
xt "16500,123000,22700,124000"
st "adc_coadd_en_i"
blo "16500,123800"
)
)
)
*329 (CptPort
uid 42035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,124625,16000,125375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 3
tg (CPTG
uid 42037,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42038,0
va (VaSet
)
xt "16500,124500,23100,125500"
st "adc_dat_i : (13:0)"
blo "16500,125300"
)
)
)
*330 (CptPort
uid 42039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,126125,16000,126875"
)
n "adc_ovr_i"
t "std_logic"
o 1
r 4
tg (CPTG
uid 42041,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42042,0
va (VaSet
)
xt "16500,126000,19700,127000"
st "adc_ovr_i"
blo "16500,126800"
)
)
)
*331 (CptPort
uid 42043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,127625,16000,128375"
)
n "adc_rdy_i"
t "std_logic"
o 1
r 5
tg (CPTG
uid 42045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42046,0
va (VaSet
)
xt "16500,127500,19700,128500"
st "adc_rdy_i"
blo "16500,128300"
)
)
)
*332 (CptPort
uid 42047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,129125,16000,129875"
)
n "clk_200_i"
t "std_logic"
o 1
r 6
tg (CPTG
uid 42049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42050,0
va (VaSet
)
xt "16500,129000,19600,130000"
st "clk_200_i"
blo "16500,129800"
)
)
)
*333 (CptPort
uid 42051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,131125,16000,131875"
)
n "clk_50_i"
t "std_logic"
o 1
r 7
tg (CPTG
uid 42053,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42054,0
va (VaSet
)
xt "16500,131000,19200,132000"
st "clk_50_i"
blo "16500,131800"
)
)
)
*334 (CptPort
uid 42055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,132625,16000,133375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 8
tg (CPTG
uid 42057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42058,0
va (VaSet
)
xt "16500,132500,25200,133500"
st "coadded_addr_i : (5:0)"
blo "16500,133300"
)
)
)
*335 (CptPort
uid 42059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,124625,45750,125375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 9
tg (CPTG
uid 42061,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42062,0
va (VaSet
)
xt "35700,124500,44500,125500"
st "coadded_dat_o : (31:0)"
ju 2
blo "44500,125300"
)
)
)
*336 (CptPort
uid 42063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,134125,16000,134875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 10
tg (CPTG
uid 42065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42066,0
va (VaSet
)
xt "16500,134000,24000,135000"
st "const_val_i : (13:0)"
blo "16500,134800"
)
)
)
*337 (CptPort
uid 42067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,126125,45750,126875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 11
tg (CPTG
uid 42069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42070,0
va (VaSet
)
xt "38400,126000,44500,127000"
st "d_addr_o : (5:0)"
ju 2
blo "44500,126800"
)
)
)
*338 (CptPort
uid 42071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,135625,16000,136375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 12
tg (CPTG
uid 42073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42074,0
va (VaSet
)
xt "16500,135500,22300,136500"
st "d_dat_i : (31:0)"
blo "16500,136300"
)
)
)
*339 (CptPort
uid 42075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,127625,45750,128375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 1
r 13
tg (CPTG
uid 42077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42078,0
va (VaSet
)
xt "41200,127500,44500,128500"
st "dac_clk_o"
ju 2
blo "44500,128300"
)
)
)
*340 (CptPort
uid 42079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,137125,16000,137875"
)
n "dac_dat_en_i"
t "std_logic"
o 1
r 14
tg (CPTG
uid 42081,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42082,0
va (VaSet
)
xt "16500,137000,21700,138000"
st "dac_dat_en_i"
blo "16500,137800"
)
)
)
*341 (CptPort
uid 42083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,129125,45750,129875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 15
tg (CPTG
uid 42085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42086,0
va (VaSet
)
xt "37700,129000,44500,130000"
st "dac_dat_o : (13:0)"
ju 2
blo "44500,129800"
)
)
)
*342 (CptPort
uid 42087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42088,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,130625,45750,131375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 16
tg (CPTG
uid 42089,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42090,0
va (VaSet
)
xt "34900,130500,44500,131500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "44500,131300"
)
)
)
*343 (CptPort
uid 42091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42092,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,139125,16000,139875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 17
tg (CPTG
uid 42093,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42094,0
va (VaSet
)
xt "16500,139000,25800,140000"
st "filter_coeff_dat_i : (31:0)"
blo "16500,139800"
)
)
)
*344 (CptPort
uid 42095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42096,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,140625,16000,141375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 18
tg (CPTG
uid 42097,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42098,0
va (VaSet
)
xt "16500,140500,24700,141500"
st "filtered_addr_i : (5:0)"
blo "16500,141300"
)
)
)
*345 (CptPort
uid 42099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,132125,45750,132875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 19
tg (CPTG
uid 42101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42102,0
va (VaSet
)
xt "36200,132000,44500,133000"
st "filtered_dat_o : (31:0)"
ju 2
blo "44500,132800"
)
)
)
*346 (CptPort
uid 42103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,142125,16000,142875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 20
tg (CPTG
uid 42105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42106,0
va (VaSet
)
xt "16500,142000,23200,143000"
st "fsfb_addr_i : (5:0)"
blo "16500,142800"
)
)
)
*347 (CptPort
uid 42107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,133625,45750,134375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 21
tg (CPTG
uid 42109,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42110,0
va (VaSet
)
xt "37700,133500,44500,134500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "44500,134300"
)
)
)
*348 (CptPort
uid 42111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,135125,45750,135875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 22
tg (CPTG
uid 42113,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42114,0
va (VaSet
)
xt "38600,135000,44500,136000"
st "i_addr_o : (5:0)"
ju 2
blo "44500,135800"
)
)
)
*349 (CptPort
uid 42115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,143625,16000,144375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 23
tg (CPTG
uid 42117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42118,0
va (VaSet
)
xt "16500,143500,22100,144500"
st "i_dat_i : (31:0)"
blo "16500,144300"
)
)
)
*350 (CptPort
uid 42119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,136625,45750,137375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 24
tg (CPTG
uid 42121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42122,0
va (VaSet
)
xt "35500,136500,44500,137500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "44500,137300"
)
)
)
*351 (CptPort
uid 42123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,145125,16000,145875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 25
tg (CPTG
uid 42125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42126,0
va (VaSet
)
xt "16500,145000,24100,146000"
st "offset_dat_i : (31:0)"
blo "16500,145800"
)
)
)
*352 (CptPort
uid 42127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,138125,45750,138875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 26
tg (CPTG
uid 42129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42130,0
va (VaSet
)
xt "38400,138000,44500,139000"
st "p_addr_o : (5:0)"
ju 2
blo "44500,138800"
)
)
)
*353 (CptPort
uid 42131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,146625,16000,147375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 27
tg (CPTG
uid 42133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42134,0
va (VaSet
)
xt "16500,146500,22300,147500"
st "p_dat_i : (31:0)"
blo "16500,147300"
)
)
)
*354 (CptPort
uid 42135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,148625,16000,149375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 28
tg (CPTG
uid 42137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42138,0
va (VaSet
)
xt "16500,148500,24000,149500"
st "ramp_amp_i : (13:0)"
blo "16500,149300"
)
)
)
*355 (CptPort
uid 42139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,139625,45750,140375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 1
r 30
tg (CPTG
uid 42141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42142,0
va (VaSet
)
xt "41000,139500,44500,140500"
st "raw_ack_o"
ju 2
blo "44500,140300"
)
)
)
*356 (CptPort
uid 42143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,150125,16000,150875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 1
r 31
tg (CPTG
uid 42145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42146,0
va (VaSet
)
xt "16500,150000,23600,151000"
st "raw_addr_i : (12:0)"
blo "16500,150800"
)
)
)
*357 (CptPort
uid 42147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,141125,45750,141875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 32
tg (CPTG
uid 42149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42150,0
va (VaSet
)
xt "37700,141000,44500,142000"
st "raw_dat_o : (13:0)"
ju 2
blo "44500,141800"
)
)
)
*358 (CptPort
uid 42151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,151625,16000,152375"
)
n "raw_req_i"
t "std_logic"
o 1
r 33
tg (CPTG
uid 42153,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42154,0
va (VaSet
)
xt "16500,151500,19900,152500"
st "raw_req_i"
blo "16500,152300"
)
)
)
*359 (CptPort
uid 42155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,153125,16000,153875"
)
n "restart_frame_i"
t "std_logic"
o 1
r 34
tg (CPTG
uid 42157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42158,0
va (VaSet
)
xt "16500,153000,22400,154000"
st "restart_frame_i"
blo "16500,153800"
)
)
)
*360 (CptPort
uid 42159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,154625,16000,155375"
)
n "row_switch_i"
t "std_logic"
o 1
r 35
tg (CPTG
uid 42161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42162,0
va (VaSet
)
xt "16500,154500,21600,155500"
st "row_switch_i"
blo "16500,155300"
)
)
)
*361 (CptPort
uid 42163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,156625,16000,157375"
)
n "rst_i"
t "std_logic"
o 1
r 36
tg (CPTG
uid 42165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42166,0
va (VaSet
)
xt "16500,156500,18000,157500"
st "rst_i"
blo "16500,157300"
)
)
)
*362 (CptPort
uid 42167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,142625,45750,143375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 37
tg (CPTG
uid 42169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42170,0
va (VaSet
)
xt "34700,142500,44500,143500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "44500,143300"
)
)
)
*363 (CptPort
uid 42171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,158125,16000,158875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 38
tg (CPTG
uid 42173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42174,0
va (VaSet
)
xt "16500,158000,24900,159000"
st "sa_bias_dat_i : (31:0)"
blo "16500,158800"
)
)
)
*364 (CptPort
uid 42175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,159625,16000,160375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 1
r 39
tg (CPTG
uid 42177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42178,0
va (VaSet
)
xt "16500,159500,24500,160500"
st "servo_mode_i : (1:0)"
blo "16500,160300"
)
)
)
*365 (CptPort
uid 42179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,144125,45750,144875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 40
tg (CPTG
uid 42181,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42182,0
va (VaSet
)
xt "38400,144000,44500,145000"
st "z_addr_o : (5:0)"
ju 2
blo "44500,144800"
)
)
)
*366 (CptPort
uid 42183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,161125,16000,161875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 41
tg (CPTG
uid 42185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42186,0
va (VaSet
)
xt "16500,161000,22300,162000"
st "z_dat_i : (31:0)"
blo "16500,161800"
)
)
)
*367 (CptPort
uid 42187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,162625,16000,163375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 42189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42190,0
va (VaSet
)
xt "16500,162500,26200,163500"
st "ramp_step_size_i : (13:0)"
blo "16500,163300"
)
)
)
]
shape (Rectangle
uid 42019,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,122500,45000,164000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 42020,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*368 (Text
uid 42021,0
va (VaSet
font "Arial,8,1"
)
xt "28400,150000,34100,151000"
st "readout_card"
blo "28400,150800"
)
*369 (Text
uid 42022,0
va (VaSet
font "Arial,8,1"
)
xt "28400,151000,34300,152000"
st "flux_loop_ctrl"
blo "28400,151800"
)
*370 (Text
uid 42023,0
va (VaSet
font "Arial,8,1"
)
xt "28400,152000,29000,153000"
st "I2"
blo "28400,152800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 42024,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 42025,0
text (MLText
uid 42026,0
va (VaSet
font "Courier New,8,0"
)
xt "1000,115000,1000,115000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*371 (SaComponent
uid 42191,0
optionalChildren [
*372 (CptPort
uid 42200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,182125,45750,182875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 1
r 1
tg (CPTG
uid 42202,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42203,0
va (VaSet
)
xt "41200,182000,44500,183000"
st "adc_clk_o"
ju 2
blo "44500,182800"
)
)
)
*373 (CptPort
uid 42204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,182125,16000,182875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 42206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42207,0
va (VaSet
)
xt "16500,182000,22700,183000"
st "adc_coadd_en_i"
blo "16500,182800"
)
)
)
*374 (CptPort
uid 42208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,183625,16000,184375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 3
tg (CPTG
uid 42210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42211,0
va (VaSet
)
xt "16500,183500,23100,184500"
st "adc_dat_i : (13:0)"
blo "16500,184300"
)
)
)
*375 (CptPort
uid 42212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,185125,16000,185875"
)
n "adc_ovr_i"
t "std_logic"
o 1
r 4
tg (CPTG
uid 42214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42215,0
va (VaSet
)
xt "16500,185000,19700,186000"
st "adc_ovr_i"
blo "16500,185800"
)
)
)
*376 (CptPort
uid 42216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,186625,16000,187375"
)
n "adc_rdy_i"
t "std_logic"
o 1
r 5
tg (CPTG
uid 42218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42219,0
va (VaSet
)
xt "16500,186500,19700,187500"
st "adc_rdy_i"
blo "16500,187300"
)
)
)
*377 (CptPort
uid 42220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,188125,16000,188875"
)
n "clk_200_i"
t "std_logic"
o 1
r 6
tg (CPTG
uid 42222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42223,0
va (VaSet
)
xt "16500,188000,19600,189000"
st "clk_200_i"
blo "16500,188800"
)
)
)
*378 (CptPort
uid 42224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,190125,16000,190875"
)
n "clk_50_i"
t "std_logic"
o 1
r 7
tg (CPTG
uid 42226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42227,0
va (VaSet
)
xt "16500,190000,19200,191000"
st "clk_50_i"
blo "16500,190800"
)
)
)
*379 (CptPort
uid 42228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,191625,16000,192375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 8
tg (CPTG
uid 42230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42231,0
va (VaSet
)
xt "16500,191500,25200,192500"
st "coadded_addr_i : (5:0)"
blo "16500,192300"
)
)
)
*380 (CptPort
uid 42232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,183625,45750,184375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 9
tg (CPTG
uid 42234,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42235,0
va (VaSet
)
xt "35700,183500,44500,184500"
st "coadded_dat_o : (31:0)"
ju 2
blo "44500,184300"
)
)
)
*381 (CptPort
uid 42236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,193125,16000,193875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 10
tg (CPTG
uid 42238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42239,0
va (VaSet
)
xt "16500,193000,24000,194000"
st "const_val_i : (13:0)"
blo "16500,193800"
)
)
)
*382 (CptPort
uid 42240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,185125,45750,185875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 11
tg (CPTG
uid 42242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42243,0
va (VaSet
)
xt "38400,185000,44500,186000"
st "d_addr_o : (5:0)"
ju 2
blo "44500,185800"
)
)
)
*383 (CptPort
uid 42244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,194625,16000,195375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 12
tg (CPTG
uid 42246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42247,0
va (VaSet
)
xt "16500,194500,22300,195500"
st "d_dat_i : (31:0)"
blo "16500,195300"
)
)
)
*384 (CptPort
uid 42248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,186625,45750,187375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 1
r 13
tg (CPTG
uid 42250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42251,0
va (VaSet
)
xt "41200,186500,44500,187500"
st "dac_clk_o"
ju 2
blo "44500,187300"
)
)
)
*385 (CptPort
uid 42252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,196125,16000,196875"
)
n "dac_dat_en_i"
t "std_logic"
o 1
r 14
tg (CPTG
uid 42254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42255,0
va (VaSet
)
xt "16500,196000,21700,197000"
st "dac_dat_en_i"
blo "16500,196800"
)
)
)
*386 (CptPort
uid 42256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,188125,45750,188875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 15
tg (CPTG
uid 42258,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42259,0
va (VaSet
)
xt "37700,188000,44500,189000"
st "dac_dat_o : (13:0)"
ju 2
blo "44500,188800"
)
)
)
*387 (CptPort
uid 42260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,189625,45750,190375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 16
tg (CPTG
uid 42262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42263,0
va (VaSet
)
xt "34900,189500,44500,190500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "44500,190300"
)
)
)
*388 (CptPort
uid 42264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,198125,16000,198875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 17
tg (CPTG
uid 42266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42267,0
va (VaSet
)
xt "16500,198000,25800,199000"
st "filter_coeff_dat_i : (31:0)"
blo "16500,198800"
)
)
)
*389 (CptPort
uid 42268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,199625,16000,200375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 18
tg (CPTG
uid 42270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42271,0
va (VaSet
)
xt "16500,199500,24700,200500"
st "filtered_addr_i : (5:0)"
blo "16500,200300"
)
)
)
*390 (CptPort
uid 42272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,191125,45750,191875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 19
tg (CPTG
uid 42274,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42275,0
va (VaSet
)
xt "36200,191000,44500,192000"
st "filtered_dat_o : (31:0)"
ju 2
blo "44500,191800"
)
)
)
*391 (CptPort
uid 42276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,201125,16000,201875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 20
tg (CPTG
uid 42278,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42279,0
va (VaSet
)
xt "16500,201000,23200,202000"
st "fsfb_addr_i : (5:0)"
blo "16500,201800"
)
)
)
*392 (CptPort
uid 42280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42281,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,192625,45750,193375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 21
tg (CPTG
uid 42282,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42283,0
va (VaSet
)
xt "37700,192500,44500,193500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "44500,193300"
)
)
)
*393 (CptPort
uid 42284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42285,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,194125,45750,194875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 22
tg (CPTG
uid 42286,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42287,0
va (VaSet
)
xt "38600,194000,44500,195000"
st "i_addr_o : (5:0)"
ju 2
blo "44500,194800"
)
)
)
*394 (CptPort
uid 42288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,202625,16000,203375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 23
tg (CPTG
uid 42290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42291,0
va (VaSet
)
xt "16500,202500,22100,203500"
st "i_dat_i : (31:0)"
blo "16500,203300"
)
)
)
*395 (CptPort
uid 42292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,195625,45750,196375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 24
tg (CPTG
uid 42294,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42295,0
va (VaSet
)
xt "35500,195500,44500,196500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "44500,196300"
)
)
)
*396 (CptPort
uid 42296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42297,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,204125,16000,204875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 25
tg (CPTG
uid 42298,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42299,0
va (VaSet
)
xt "16500,204000,24100,205000"
st "offset_dat_i : (31:0)"
blo "16500,204800"
)
)
)
*397 (CptPort
uid 42300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,197125,45750,197875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 26
tg (CPTG
uid 42302,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42303,0
va (VaSet
)
xt "38400,197000,44500,198000"
st "p_addr_o : (5:0)"
ju 2
blo "44500,197800"
)
)
)
*398 (CptPort
uid 42304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,205625,16000,206375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 27
tg (CPTG
uid 42306,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42307,0
va (VaSet
)
xt "16500,205500,22300,206500"
st "p_dat_i : (31:0)"
blo "16500,206300"
)
)
)
*399 (CptPort
uid 42308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,207625,16000,208375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 28
tg (CPTG
uid 42310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42311,0
va (VaSet
)
xt "16500,207500,24000,208500"
st "ramp_amp_i : (13:0)"
blo "16500,208300"
)
)
)
*400 (CptPort
uid 42312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,198625,45750,199375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 1
r 30
tg (CPTG
uid 42314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42315,0
va (VaSet
)
xt "41000,198500,44500,199500"
st "raw_ack_o"
ju 2
blo "44500,199300"
)
)
)
*401 (CptPort
uid 42316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,209125,16000,209875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 1
r 31
tg (CPTG
uid 42318,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42319,0
va (VaSet
)
xt "16500,209000,23600,210000"
st "raw_addr_i : (12:0)"
blo "16500,209800"
)
)
)
*402 (CptPort
uid 42320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,200125,45750,200875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 32
tg (CPTG
uid 42322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42323,0
va (VaSet
)
xt "37700,200000,44500,201000"
st "raw_dat_o : (13:0)"
ju 2
blo "44500,200800"
)
)
)
*403 (CptPort
uid 42324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,210625,16000,211375"
)
n "raw_req_i"
t "std_logic"
o 1
r 33
tg (CPTG
uid 42326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42327,0
va (VaSet
)
xt "16500,210500,19900,211500"
st "raw_req_i"
blo "16500,211300"
)
)
)
*404 (CptPort
uid 42328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,212125,16000,212875"
)
n "restart_frame_i"
t "std_logic"
o 1
r 34
tg (CPTG
uid 42330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42331,0
va (VaSet
)
xt "16500,212000,22400,213000"
st "restart_frame_i"
blo "16500,212800"
)
)
)
*405 (CptPort
uid 42332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42333,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,213625,16000,214375"
)
n "row_switch_i"
t "std_logic"
o 1
r 35
tg (CPTG
uid 42334,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42335,0
va (VaSet
)
xt "16500,213500,21600,214500"
st "row_switch_i"
blo "16500,214300"
)
)
)
*406 (CptPort
uid 42336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42337,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,215625,16000,216375"
)
n "rst_i"
t "std_logic"
o 1
r 36
tg (CPTG
uid 42338,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42339,0
va (VaSet
)
xt "16500,215500,18000,216500"
st "rst_i"
blo "16500,216300"
)
)
)
*407 (CptPort
uid 42340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,201625,45750,202375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 37
tg (CPTG
uid 42342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42343,0
va (VaSet
)
xt "34700,201500,44500,202500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "44500,202300"
)
)
)
*408 (CptPort
uid 42344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42345,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,217125,16000,217875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 38
tg (CPTG
uid 42346,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42347,0
va (VaSet
)
xt "16500,217000,24900,218000"
st "sa_bias_dat_i : (31:0)"
blo "16500,217800"
)
)
)
*409 (CptPort
uid 42348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,218625,16000,219375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 1
r 39
tg (CPTG
uid 42350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42351,0
va (VaSet
)
xt "16500,218500,24500,219500"
st "servo_mode_i : (1:0)"
blo "16500,219300"
)
)
)
*410 (CptPort
uid 42352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,203125,45750,203875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 40
tg (CPTG
uid 42354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42355,0
va (VaSet
)
xt "38400,203000,44500,204000"
st "z_addr_o : (5:0)"
ju 2
blo "44500,203800"
)
)
)
*411 (CptPort
uid 42356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,220125,16000,220875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 41
tg (CPTG
uid 42358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42359,0
va (VaSet
)
xt "16500,220000,22300,221000"
st "z_dat_i : (31:0)"
blo "16500,220800"
)
)
)
*412 (CptPort
uid 42360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,221625,16000,222375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 42362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42363,0
va (VaSet
)
xt "16500,221500,26200,222500"
st "ramp_step_size_i : (13:0)"
blo "16500,222300"
)
)
)
]
shape (Rectangle
uid 42192,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,181500,45000,223000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 42193,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*413 (Text
uid 42194,0
va (VaSet
font "Arial,8,1"
)
xt "28400,209000,34100,210000"
st "readout_card"
blo "28400,209800"
)
*414 (Text
uid 42195,0
va (VaSet
font "Arial,8,1"
)
xt "28400,210000,34300,211000"
st "flux_loop_ctrl"
blo "28400,210800"
)
*415 (Text
uid 42196,0
va (VaSet
font "Arial,8,1"
)
xt "28400,211000,29000,212000"
st "I3"
blo "28400,211800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 42197,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 42198,0
text (MLText
uid 42199,0
va (VaSet
font "Courier New,8,0"
)
xt "1000,174000,1000,174000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*416 (SaComponent
uid 42364,0
optionalChildren [
*417 (CptPort
uid 42373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,237125,45750,237875"
)
n "adc_clk_o"
t "std_logic"
m 1
o 1
r 1
tg (CPTG
uid 42375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42376,0
va (VaSet
)
xt "41200,237000,44500,238000"
st "adc_clk_o"
ju 2
blo "44500,237800"
)
)
)
*418 (CptPort
uid 42377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,237125,16000,237875"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 42379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42380,0
va (VaSet
)
xt "16500,237000,22700,238000"
st "adc_coadd_en_i"
blo "16500,237800"
)
)
)
*419 (CptPort
uid 42381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,238625,16000,239375"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 3
tg (CPTG
uid 42383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42384,0
va (VaSet
)
xt "16500,238500,23100,239500"
st "adc_dat_i : (13:0)"
blo "16500,239300"
)
)
)
*420 (CptPort
uid 42385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,240125,16000,240875"
)
n "adc_ovr_i"
t "std_logic"
o 1
r 4
tg (CPTG
uid 42387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42388,0
va (VaSet
)
xt "16500,240000,19700,241000"
st "adc_ovr_i"
blo "16500,240800"
)
)
)
*421 (CptPort
uid 42389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,241625,16000,242375"
)
n "adc_rdy_i"
t "std_logic"
o 1
r 5
tg (CPTG
uid 42391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42392,0
va (VaSet
)
xt "16500,241500,19700,242500"
st "adc_rdy_i"
blo "16500,242300"
)
)
)
*422 (CptPort
uid 42393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,243125,16000,243875"
)
n "clk_200_i"
t "std_logic"
o 1
r 6
tg (CPTG
uid 42395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42396,0
va (VaSet
)
xt "16500,243000,19600,244000"
st "clk_200_i"
blo "16500,243800"
)
)
)
*423 (CptPort
uid 42397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,245125,16000,245875"
)
n "clk_50_i"
t "std_logic"
o 1
r 7
tg (CPTG
uid 42399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42400,0
va (VaSet
)
xt "16500,245000,19200,246000"
st "clk_50_i"
blo "16500,245800"
)
)
)
*424 (CptPort
uid 42401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,246625,16000,247375"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 8
tg (CPTG
uid 42403,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42404,0
va (VaSet
)
xt "16500,246500,25200,247500"
st "coadded_addr_i : (5:0)"
blo "16500,247300"
)
)
)
*425 (CptPort
uid 42405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,238625,45750,239375"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 9
tg (CPTG
uid 42407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42408,0
va (VaSet
)
xt "35700,238500,44500,239500"
st "coadded_dat_o : (31:0)"
ju 2
blo "44500,239300"
)
)
)
*426 (CptPort
uid 42409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,248125,16000,248875"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 10
tg (CPTG
uid 42411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42412,0
va (VaSet
)
xt "16500,248000,24000,249000"
st "const_val_i : (13:0)"
blo "16500,248800"
)
)
)
*427 (CptPort
uid 42413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,240125,45750,240875"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 11
tg (CPTG
uid 42415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42416,0
va (VaSet
)
xt "38400,240000,44500,241000"
st "d_addr_o : (5:0)"
ju 2
blo "44500,240800"
)
)
)
*428 (CptPort
uid 42417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,249625,16000,250375"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 12
tg (CPTG
uid 42419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42420,0
va (VaSet
)
xt "16500,249500,22300,250500"
st "d_dat_i : (31:0)"
blo "16500,250300"
)
)
)
*429 (CptPort
uid 42421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,241625,45750,242375"
)
n "dac_clk_o"
t "std_logic"
m 1
o 1
r 13
tg (CPTG
uid 42423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42424,0
va (VaSet
)
xt "41200,241500,44500,242500"
st "dac_clk_o"
ju 2
blo "44500,242300"
)
)
)
*430 (CptPort
uid 42425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,251125,16000,251875"
)
n "dac_dat_en_i"
t "std_logic"
o 1
r 14
tg (CPTG
uid 42427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42428,0
va (VaSet
)
xt "16500,251000,21700,252000"
st "dac_dat_en_i"
blo "16500,251800"
)
)
)
*431 (CptPort
uid 42429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,243125,45750,243875"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 15
tg (CPTG
uid 42431,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42432,0
va (VaSet
)
xt "37700,243000,44500,244000"
st "dac_dat_o : (13:0)"
ju 2
blo "44500,243800"
)
)
)
*432 (CptPort
uid 42433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,244625,45750,245375"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 16
tg (CPTG
uid 42435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42436,0
va (VaSet
)
xt "34900,244500,44500,245500"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "44500,245300"
)
)
)
*433 (CptPort
uid 42437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,253125,16000,253875"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 17
tg (CPTG
uid 42439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42440,0
va (VaSet
)
xt "16500,253000,25800,254000"
st "filter_coeff_dat_i : (31:0)"
blo "16500,253800"
)
)
)
*434 (CptPort
uid 42441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,254625,16000,255375"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 18
tg (CPTG
uid 42443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42444,0
va (VaSet
)
xt "16500,254500,24700,255500"
st "filtered_addr_i : (5:0)"
blo "16500,255300"
)
)
)
*435 (CptPort
uid 42445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,246125,45750,246875"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 19
tg (CPTG
uid 42447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42448,0
va (VaSet
)
xt "36200,246000,44500,247000"
st "filtered_dat_o : (31:0)"
ju 2
blo "44500,246800"
)
)
)
*436 (CptPort
uid 42449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,256125,16000,256875"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 20
tg (CPTG
uid 42451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42452,0
va (VaSet
)
xt "16500,256000,23200,257000"
st "fsfb_addr_i : (5:0)"
blo "16500,256800"
)
)
)
*437 (CptPort
uid 42453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,247625,45750,248375"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 21
tg (CPTG
uid 42455,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42456,0
va (VaSet
)
xt "37700,247500,44500,248500"
st "fsfb_dat_o : (31:0)"
ju 2
blo "44500,248300"
)
)
)
*438 (CptPort
uid 42457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,249125,45750,249875"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 22
tg (CPTG
uid 42459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42460,0
va (VaSet
)
xt "38600,249000,44500,250000"
st "i_addr_o : (5:0)"
ju 2
blo "44500,249800"
)
)
)
*439 (CptPort
uid 42461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,257625,16000,258375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 23
tg (CPTG
uid 42463,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42464,0
va (VaSet
)
xt "16500,257500,22100,258500"
st "i_dat_i : (31:0)"
blo "16500,258300"
)
)
)
*440 (CptPort
uid 42465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,250625,45750,251375"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 24
tg (CPTG
uid 42467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42468,0
va (VaSet
)
xt "35500,250500,44500,251500"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "44500,251300"
)
)
)
*441 (CptPort
uid 42469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,259125,16000,259875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 25
tg (CPTG
uid 42471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42472,0
va (VaSet
)
xt "16500,259000,24100,260000"
st "offset_dat_i : (31:0)"
blo "16500,259800"
)
)
)
*442 (CptPort
uid 42473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,252125,45750,252875"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 26
tg (CPTG
uid 42475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42476,0
va (VaSet
)
xt "38400,252000,44500,253000"
st "p_addr_o : (5:0)"
ju 2
blo "44500,252800"
)
)
)
*443 (CptPort
uid 42477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,260625,16000,261375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 27
tg (CPTG
uid 42479,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42480,0
va (VaSet
)
xt "16500,260500,22300,261500"
st "p_dat_i : (31:0)"
blo "16500,261300"
)
)
)
*444 (CptPort
uid 42481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,262625,16000,263375"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 28
tg (CPTG
uid 42483,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42484,0
va (VaSet
)
xt "16500,262500,24000,263500"
st "ramp_amp_i : (13:0)"
blo "16500,263300"
)
)
)
*445 (CptPort
uid 42485,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,253625,45750,254375"
)
n "raw_ack_o"
t "std_logic"
m 1
o 1
r 30
tg (CPTG
uid 42487,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42488,0
va (VaSet
)
xt "41000,253500,44500,254500"
st "raw_ack_o"
ju 2
blo "44500,254300"
)
)
)
*446 (CptPort
uid 42489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,264125,16000,264875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 1
r 31
tg (CPTG
uid 42491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42492,0
va (VaSet
)
xt "16500,264000,23600,265000"
st "raw_addr_i : (12:0)"
blo "16500,264800"
)
)
)
*447 (CptPort
uid 42493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,255125,45750,255875"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 32
tg (CPTG
uid 42495,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42496,0
va (VaSet
)
xt "37700,255000,44500,256000"
st "raw_dat_o : (13:0)"
ju 2
blo "44500,255800"
)
)
)
*448 (CptPort
uid 42497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,265625,16000,266375"
)
n "raw_req_i"
t "std_logic"
o 1
r 33
tg (CPTG
uid 42499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42500,0
va (VaSet
)
xt "16500,265500,19900,266500"
st "raw_req_i"
blo "16500,266300"
)
)
)
*449 (CptPort
uid 42501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,267125,16000,267875"
)
n "restart_frame_i"
t "std_logic"
o 1
r 34
tg (CPTG
uid 42503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42504,0
va (VaSet
)
xt "16500,267000,22400,268000"
st "restart_frame_i"
blo "16500,267800"
)
)
)
*450 (CptPort
uid 42505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,268625,16000,269375"
)
n "row_switch_i"
t "std_logic"
o 1
r 35
tg (CPTG
uid 42507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42508,0
va (VaSet
)
xt "16500,268500,21600,269500"
st "row_switch_i"
blo "16500,269300"
)
)
)
*451 (CptPort
uid 42509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,270625,16000,271375"
)
n "rst_i"
t "std_logic"
o 1
r 36
tg (CPTG
uid 42511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42512,0
va (VaSet
)
xt "16500,270500,18000,271500"
st "rst_i"
blo "16500,271300"
)
)
)
*452 (CptPort
uid 42513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,256625,45750,257375"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 37
tg (CPTG
uid 42515,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42516,0
va (VaSet
)
xt "34700,256500,44500,257500"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "44500,257300"
)
)
)
*453 (CptPort
uid 42517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,272125,16000,272875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 38
tg (CPTG
uid 42519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42520,0
va (VaSet
)
xt "16500,272000,24900,273000"
st "sa_bias_dat_i : (31:0)"
blo "16500,272800"
)
)
)
*454 (CptPort
uid 42521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,273625,16000,274375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 1
r 39
tg (CPTG
uid 42523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42524,0
va (VaSet
)
xt "16500,273500,24500,274500"
st "servo_mode_i : (1:0)"
blo "16500,274300"
)
)
)
*455 (CptPort
uid 42525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,258125,45750,258875"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 40
tg (CPTG
uid 42527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42528,0
va (VaSet
)
xt "38400,258000,44500,259000"
st "z_addr_o : (5:0)"
ju 2
blo "44500,258800"
)
)
)
*456 (CptPort
uid 42529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,275125,16000,275875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 41
tg (CPTG
uid 42531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42532,0
va (VaSet
)
xt "16500,275000,22300,276000"
st "z_dat_i : (31:0)"
blo "16500,275800"
)
)
)
*457 (CptPort
uid 42533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,276625,16000,277375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 42535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42536,0
va (VaSet
)
xt "16500,276500,26200,277500"
st "ramp_step_size_i : (13:0)"
blo "16500,277300"
)
)
)
]
shape (Rectangle
uid 42365,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,236500,45000,278000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 42366,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*458 (Text
uid 42367,0
va (VaSet
font "Arial,8,1"
)
xt "28400,264000,34100,265000"
st "readout_card"
blo "28400,264800"
)
*459 (Text
uid 42368,0
va (VaSet
font "Arial,8,1"
)
xt "28400,265000,34300,266000"
st "flux_loop_ctrl"
blo "28400,265800"
)
*460 (Text
uid 42369,0
va (VaSet
font "Arial,8,1"
)
xt "28400,266000,29000,267000"
st "I4"
blo "28400,266800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 42370,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 42371,0
text (MLText
uid 42372,0
va (VaSet
font "Courier New,8,0"
)
xt "1000,229000,1000,229000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*461 (SaComponent
uid 42537,0
optionalChildren [
*462 (CptPort
uid 42546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,69625,214250,70375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 1
r 1
tg (CPTG
uid 42548,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42549,0
va (VaSet
)
xt "209700,69500,213000,70500"
st "adc_clk_o"
ju 2
blo "213000,70300"
)
)
)
*463 (CptPort
uid 42550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,69625,184500,70375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 42552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42553,0
va (VaSet
)
xt "185000,69500,191200,70500"
st "adc_coadd_en_i"
blo "185000,70300"
)
)
)
*464 (CptPort
uid 42554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,71125,184500,71875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 3
tg (CPTG
uid 42556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42557,0
va (VaSet
)
xt "185000,71000,191600,72000"
st "adc_dat_i : (13:0)"
blo "185000,71800"
)
)
)
*465 (CptPort
uid 42558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,72625,184500,73375"
)
n "adc_ovr_i"
t "std_logic"
o 1
r 4
tg (CPTG
uid 42560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42561,0
va (VaSet
)
xt "185000,72500,188200,73500"
st "adc_ovr_i"
blo "185000,73300"
)
)
)
*466 (CptPort
uid 42562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,74125,184500,74875"
)
n "adc_rdy_i"
t "std_logic"
o 1
r 5
tg (CPTG
uid 42564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42565,0
va (VaSet
)
xt "185000,74000,188200,75000"
st "adc_rdy_i"
blo "185000,74800"
)
)
)
*467 (CptPort
uid 42566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,75625,184500,76375"
)
n "clk_200_i"
t "std_logic"
o 1
r 6
tg (CPTG
uid 42568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42569,0
va (VaSet
)
xt "185000,75500,188100,76500"
st "clk_200_i"
blo "185000,76300"
)
)
)
*468 (CptPort
uid 42570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,77625,184500,78375"
)
n "clk_50_i"
t "std_logic"
o 1
r 7
tg (CPTG
uid 42572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42573,0
va (VaSet
)
xt "185000,77500,187700,78500"
st "clk_50_i"
blo "185000,78300"
)
)
)
*469 (CptPort
uid 42574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,79125,184500,79875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 8
tg (CPTG
uid 42576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42577,0
va (VaSet
)
xt "185000,79000,193700,80000"
st "coadded_addr_i : (5:0)"
blo "185000,79800"
)
)
)
*470 (CptPort
uid 42578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,71125,214250,71875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 9
tg (CPTG
uid 42580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42581,0
va (VaSet
)
xt "204200,71000,213000,72000"
st "coadded_dat_o : (31:0)"
ju 2
blo "213000,71800"
)
)
)
*471 (CptPort
uid 42582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42583,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,80625,184500,81375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 10
tg (CPTG
uid 42584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42585,0
va (VaSet
)
xt "185000,80500,192500,81500"
st "const_val_i : (13:0)"
blo "185000,81300"
)
)
)
*472 (CptPort
uid 42586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,72625,214250,73375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 11
tg (CPTG
uid 42588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42589,0
va (VaSet
)
xt "206900,72500,213000,73500"
st "d_addr_o : (5:0)"
ju 2
blo "213000,73300"
)
)
)
*473 (CptPort
uid 42590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42591,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,82125,184500,82875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 12
tg (CPTG
uid 42592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42593,0
va (VaSet
)
xt "185000,82000,190800,83000"
st "d_dat_i : (31:0)"
blo "185000,82800"
)
)
)
*474 (CptPort
uid 42594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42595,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,74125,214250,74875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 1
r 13
tg (CPTG
uid 42596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42597,0
va (VaSet
)
xt "209700,74000,213000,75000"
st "dac_clk_o"
ju 2
blo "213000,74800"
)
)
)
*475 (CptPort
uid 42598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42599,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,83625,184500,84375"
)
n "dac_dat_en_i"
t "std_logic"
o 1
r 14
tg (CPTG
uid 42600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42601,0
va (VaSet
)
xt "185000,83500,190200,84500"
st "dac_dat_en_i"
blo "185000,84300"
)
)
)
*476 (CptPort
uid 42602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42603,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,75625,214250,76375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 15
tg (CPTG
uid 42604,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42605,0
va (VaSet
)
xt "206200,75500,213000,76500"
st "dac_dat_o : (13:0)"
ju 2
blo "213000,76300"
)
)
)
*477 (CptPort
uid 42606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,77125,214250,77875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 16
tg (CPTG
uid 42608,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42609,0
va (VaSet
)
xt "203400,77000,213000,78000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "213000,77800"
)
)
)
*478 (CptPort
uid 42610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42611,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,85625,184500,86375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 17
tg (CPTG
uid 42612,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42613,0
va (VaSet
)
xt "185000,85500,194300,86500"
st "filter_coeff_dat_i : (31:0)"
blo "185000,86300"
)
)
)
*479 (CptPort
uid 42614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,87125,184500,87875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 18
tg (CPTG
uid 42616,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42617,0
va (VaSet
)
xt "185000,87000,193200,88000"
st "filtered_addr_i : (5:0)"
blo "185000,87800"
)
)
)
*480 (CptPort
uid 42618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42619,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,78625,214250,79375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 19
tg (CPTG
uid 42620,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42621,0
va (VaSet
)
xt "204700,78500,213000,79500"
st "filtered_dat_o : (31:0)"
ju 2
blo "213000,79300"
)
)
)
*481 (CptPort
uid 42622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,88625,184500,89375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 20
tg (CPTG
uid 42624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42625,0
va (VaSet
)
xt "185000,88500,191700,89500"
st "fsfb_addr_i : (5:0)"
blo "185000,89300"
)
)
)
*482 (CptPort
uid 42626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,80125,214250,80875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 21
tg (CPTG
uid 42628,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42629,0
va (VaSet
)
xt "206200,80000,213000,81000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "213000,80800"
)
)
)
*483 (CptPort
uid 42630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,81625,214250,82375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 22
tg (CPTG
uid 42632,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42633,0
va (VaSet
)
xt "207100,81500,213000,82500"
st "i_addr_o : (5:0)"
ju 2
blo "213000,82300"
)
)
)
*484 (CptPort
uid 42634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,90125,184500,90875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 23
tg (CPTG
uid 42636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42637,0
va (VaSet
)
xt "185000,90000,190600,91000"
st "i_dat_i : (31:0)"
blo "185000,90800"
)
)
)
*485 (CptPort
uid 42638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,83125,214250,83875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 24
tg (CPTG
uid 42640,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42641,0
va (VaSet
)
xt "204000,83000,213000,84000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "213000,83800"
)
)
)
*486 (CptPort
uid 42642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,91625,184500,92375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 25
tg (CPTG
uid 42644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42645,0
va (VaSet
)
xt "185000,91500,192600,92500"
st "offset_dat_i : (31:0)"
blo "185000,92300"
)
)
)
*487 (CptPort
uid 42646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,84625,214250,85375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 26
tg (CPTG
uid 42648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42649,0
va (VaSet
)
xt "206900,84500,213000,85500"
st "p_addr_o : (5:0)"
ju 2
blo "213000,85300"
)
)
)
*488 (CptPort
uid 42650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,93125,184500,93875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 27
tg (CPTG
uid 42652,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42653,0
va (VaSet
)
xt "185000,93000,190800,94000"
st "p_dat_i : (31:0)"
blo "185000,93800"
)
)
)
*489 (CptPort
uid 42654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,95125,184500,95875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 28
tg (CPTG
uid 42656,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42657,0
va (VaSet
)
xt "185000,95000,192500,96000"
st "ramp_amp_i : (13:0)"
blo "185000,95800"
)
)
)
*490 (CptPort
uid 42658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,86125,214250,86875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 1
r 30
tg (CPTG
uid 42660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42661,0
va (VaSet
)
xt "209500,86000,213000,87000"
st "raw_ack_o"
ju 2
blo "213000,86800"
)
)
)
*491 (CptPort
uid 42662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42663,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,96625,184500,97375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 1
r 31
tg (CPTG
uid 42664,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42665,0
va (VaSet
)
xt "185000,96500,192100,97500"
st "raw_addr_i : (12:0)"
blo "185000,97300"
)
)
)
*492 (CptPort
uid 42666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42667,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,87625,214250,88375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 32
tg (CPTG
uid 42668,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42669,0
va (VaSet
)
xt "206200,87500,213000,88500"
st "raw_dat_o : (13:0)"
ju 2
blo "213000,88300"
)
)
)
*493 (CptPort
uid 42670,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42671,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,98125,184500,98875"
)
n "raw_req_i"
t "std_logic"
o 1
r 33
tg (CPTG
uid 42672,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42673,0
va (VaSet
)
xt "185000,98000,188400,99000"
st "raw_req_i"
blo "185000,98800"
)
)
)
*494 (CptPort
uid 42674,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42675,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,99625,184500,100375"
)
n "restart_frame_i"
t "std_logic"
o 1
r 34
tg (CPTG
uid 42676,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42677,0
va (VaSet
)
xt "185000,99500,190900,100500"
st "restart_frame_i"
blo "185000,100300"
)
)
)
*495 (CptPort
uid 42678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,101125,184500,101875"
)
n "row_switch_i"
t "std_logic"
o 1
r 35
tg (CPTG
uid 42680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42681,0
va (VaSet
)
xt "185000,101000,190100,102000"
st "row_switch_i"
blo "185000,101800"
)
)
)
*496 (CptPort
uid 42682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,103125,184500,103875"
)
n "rst_i"
t "std_logic"
o 1
r 36
tg (CPTG
uid 42684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42685,0
va (VaSet
)
xt "185000,103000,186500,104000"
st "rst_i"
blo "185000,103800"
)
)
)
*497 (CptPort
uid 42686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42687,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,89125,214250,89875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 37
tg (CPTG
uid 42688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42689,0
va (VaSet
)
xt "203200,89000,213000,90000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "213000,89800"
)
)
)
*498 (CptPort
uid 42690,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42691,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,104625,184500,105375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 38
tg (CPTG
uid 42692,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42693,0
va (VaSet
)
xt "185000,104500,193400,105500"
st "sa_bias_dat_i : (31:0)"
blo "185000,105300"
)
)
)
*499 (CptPort
uid 42694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,106125,184500,106875"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 1
r 39
tg (CPTG
uid 42696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42697,0
va (VaSet
)
xt "185000,106000,193000,107000"
st "servo_mode_i : (1:0)"
blo "185000,106800"
)
)
)
*500 (CptPort
uid 42698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213500,90625,214250,91375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 40
tg (CPTG
uid 42700,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42701,0
va (VaSet
)
xt "206900,90500,213000,91500"
st "z_addr_o : (5:0)"
ju 2
blo "213000,91300"
)
)
)
*501 (CptPort
uid 42702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,107625,184500,108375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 41
tg (CPTG
uid 42704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42705,0
va (VaSet
)
xt "185000,107500,190800,108500"
st "z_dat_i : (31:0)"
blo "185000,108300"
)
)
)
*502 (CptPort
uid 42706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183750,109125,184500,109875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 42708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42709,0
va (VaSet
)
xt "185000,109000,194700,110000"
st "ramp_step_size_i : (13:0)"
blo "185000,109800"
)
)
)
]
shape (Rectangle
uid 42538,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "184500,69000,213500,110500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 42539,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*503 (Text
uid 42540,0
va (VaSet
font "Arial,8,1"
)
xt "196900,96500,202600,97500"
st "readout_card"
blo "196900,97300"
)
*504 (Text
uid 42541,0
va (VaSet
font "Arial,8,1"
)
xt "196900,97500,202800,98500"
st "flux_loop_ctrl"
blo "196900,98300"
)
*505 (Text
uid 42542,0
va (VaSet
font "Arial,8,1"
)
xt "196900,98500,197500,99500"
st "I5"
blo "196900,99300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 42543,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 42544,0
text (MLText
uid 42545,0
va (VaSet
font "Courier New,8,0"
)
xt "169500,61500,169500,61500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*506 (SaComponent
uid 42710,0
optionalChildren [
*507 (CptPort
uid 42719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42720,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,123625,213750,124375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 1
r 1
tg (CPTG
uid 42721,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42722,0
va (VaSet
)
xt "209200,123500,212500,124500"
st "adc_clk_o"
ju 2
blo "212500,124300"
)
)
)
*508 (CptPort
uid 42723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,123625,184000,124375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 42725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42726,0
va (VaSet
)
xt "184500,123500,190700,124500"
st "adc_coadd_en_i"
blo "184500,124300"
)
)
)
*509 (CptPort
uid 42727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42728,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,125125,184000,125875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 3
tg (CPTG
uid 42729,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42730,0
va (VaSet
)
xt "184500,125000,191100,126000"
st "adc_dat_i : (13:0)"
blo "184500,125800"
)
)
)
*510 (CptPort
uid 42731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42732,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,126625,184000,127375"
)
n "adc_ovr_i"
t "std_logic"
o 1
r 4
tg (CPTG
uid 42733,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42734,0
va (VaSet
)
xt "184500,126500,187700,127500"
st "adc_ovr_i"
blo "184500,127300"
)
)
)
*511 (CptPort
uid 42735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42736,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,128125,184000,128875"
)
n "adc_rdy_i"
t "std_logic"
o 1
r 5
tg (CPTG
uid 42737,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42738,0
va (VaSet
)
xt "184500,128000,187700,129000"
st "adc_rdy_i"
blo "184500,128800"
)
)
)
*512 (CptPort
uid 42739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,129625,184000,130375"
)
n "clk_200_i"
t "std_logic"
o 1
r 6
tg (CPTG
uid 42741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42742,0
va (VaSet
)
xt "184500,129500,187600,130500"
st "clk_200_i"
blo "184500,130300"
)
)
)
*513 (CptPort
uid 42743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42744,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,131625,184000,132375"
)
n "clk_50_i"
t "std_logic"
o 1
r 7
tg (CPTG
uid 42745,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42746,0
va (VaSet
)
xt "184500,131500,187200,132500"
st "clk_50_i"
blo "184500,132300"
)
)
)
*514 (CptPort
uid 42747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42748,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,133125,184000,133875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 8
tg (CPTG
uid 42749,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42750,0
va (VaSet
)
xt "184500,133000,193200,134000"
st "coadded_addr_i : (5:0)"
blo "184500,133800"
)
)
)
*515 (CptPort
uid 42751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42752,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,125125,213750,125875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 9
tg (CPTG
uid 42753,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42754,0
va (VaSet
)
xt "203700,125000,212500,126000"
st "coadded_dat_o : (31:0)"
ju 2
blo "212500,125800"
)
)
)
*516 (CptPort
uid 42755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,134625,184000,135375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 10
tg (CPTG
uid 42757,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42758,0
va (VaSet
)
xt "184500,134500,192000,135500"
st "const_val_i : (13:0)"
blo "184500,135300"
)
)
)
*517 (CptPort
uid 42759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,126625,213750,127375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 11
tg (CPTG
uid 42761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42762,0
va (VaSet
)
xt "206400,126500,212500,127500"
st "d_addr_o : (5:0)"
ju 2
blo "212500,127300"
)
)
)
*518 (CptPort
uid 42763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,136125,184000,136875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 12
tg (CPTG
uid 42765,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42766,0
va (VaSet
)
xt "184500,136000,190300,137000"
st "d_dat_i : (31:0)"
blo "184500,136800"
)
)
)
*519 (CptPort
uid 42767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,128125,213750,128875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 1
r 13
tg (CPTG
uid 42769,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42770,0
va (VaSet
)
xt "209200,128000,212500,129000"
st "dac_clk_o"
ju 2
blo "212500,128800"
)
)
)
*520 (CptPort
uid 42771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,137625,184000,138375"
)
n "dac_dat_en_i"
t "std_logic"
o 1
r 14
tg (CPTG
uid 42773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42774,0
va (VaSet
)
xt "184500,137500,189700,138500"
st "dac_dat_en_i"
blo "184500,138300"
)
)
)
*521 (CptPort
uid 42775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,129625,213750,130375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 15
tg (CPTG
uid 42777,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42778,0
va (VaSet
)
xt "205700,129500,212500,130500"
st "dac_dat_o : (13:0)"
ju 2
blo "212500,130300"
)
)
)
*522 (CptPort
uid 42779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,131125,213750,131875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 16
tg (CPTG
uid 42781,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42782,0
va (VaSet
)
xt "202900,131000,212500,132000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "212500,131800"
)
)
)
*523 (CptPort
uid 42783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,139625,184000,140375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 17
tg (CPTG
uid 42785,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42786,0
va (VaSet
)
xt "184500,139500,193800,140500"
st "filter_coeff_dat_i : (31:0)"
blo "184500,140300"
)
)
)
*524 (CptPort
uid 42787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,141125,184000,141875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 18
tg (CPTG
uid 42789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42790,0
va (VaSet
)
xt "184500,141000,192700,142000"
st "filtered_addr_i : (5:0)"
blo "184500,141800"
)
)
)
*525 (CptPort
uid 42791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42792,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,132625,213750,133375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 19
tg (CPTG
uid 42793,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42794,0
va (VaSet
)
xt "204200,132500,212500,133500"
st "filtered_dat_o : (31:0)"
ju 2
blo "212500,133300"
)
)
)
*526 (CptPort
uid 42795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42796,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,142625,184000,143375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 20
tg (CPTG
uid 42797,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42798,0
va (VaSet
)
xt "184500,142500,191200,143500"
st "fsfb_addr_i : (5:0)"
blo "184500,143300"
)
)
)
*527 (CptPort
uid 42799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,134125,213750,134875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 21
tg (CPTG
uid 42801,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42802,0
va (VaSet
)
xt "205700,134000,212500,135000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "212500,134800"
)
)
)
*528 (CptPort
uid 42803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,135625,213750,136375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 22
tg (CPTG
uid 42805,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42806,0
va (VaSet
)
xt "206600,135500,212500,136500"
st "i_addr_o : (5:0)"
ju 2
blo "212500,136300"
)
)
)
*529 (CptPort
uid 42807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,144125,184000,144875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 23
tg (CPTG
uid 42809,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42810,0
va (VaSet
)
xt "184500,144000,190100,145000"
st "i_dat_i : (31:0)"
blo "184500,144800"
)
)
)
*530 (CptPort
uid 42811,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42812,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,137125,213750,137875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 24
tg (CPTG
uid 42813,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42814,0
va (VaSet
)
xt "203500,137000,212500,138000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "212500,137800"
)
)
)
*531 (CptPort
uid 42815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42816,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,145625,184000,146375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 25
tg (CPTG
uid 42817,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42818,0
va (VaSet
)
xt "184500,145500,192100,146500"
st "offset_dat_i : (31:0)"
blo "184500,146300"
)
)
)
*532 (CptPort
uid 42819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42820,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,138625,213750,139375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 26
tg (CPTG
uid 42821,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42822,0
va (VaSet
)
xt "206400,138500,212500,139500"
st "p_addr_o : (5:0)"
ju 2
blo "212500,139300"
)
)
)
*533 (CptPort
uid 42823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42824,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,147125,184000,147875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 27
tg (CPTG
uid 42825,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42826,0
va (VaSet
)
xt "184500,147000,190300,148000"
st "p_dat_i : (31:0)"
blo "184500,147800"
)
)
)
*534 (CptPort
uid 42827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,149125,184000,149875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 28
tg (CPTG
uid 42829,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42830,0
va (VaSet
)
xt "184500,149000,192000,150000"
st "ramp_amp_i : (13:0)"
blo "184500,149800"
)
)
)
*535 (CptPort
uid 42831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,140125,213750,140875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 1
r 30
tg (CPTG
uid 42833,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42834,0
va (VaSet
)
xt "209000,140000,212500,141000"
st "raw_ack_o"
ju 2
blo "212500,140800"
)
)
)
*536 (CptPort
uid 42835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,150625,184000,151375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 1
r 31
tg (CPTG
uid 42837,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42838,0
va (VaSet
)
xt "184500,150500,191600,151500"
st "raw_addr_i : (12:0)"
blo "184500,151300"
)
)
)
*537 (CptPort
uid 42839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,141625,213750,142375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 32
tg (CPTG
uid 42841,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42842,0
va (VaSet
)
xt "205700,141500,212500,142500"
st "raw_dat_o : (13:0)"
ju 2
blo "212500,142300"
)
)
)
*538 (CptPort
uid 42843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,152125,184000,152875"
)
n "raw_req_i"
t "std_logic"
o 1
r 33
tg (CPTG
uid 42845,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42846,0
va (VaSet
)
xt "184500,152000,187900,153000"
st "raw_req_i"
blo "184500,152800"
)
)
)
*539 (CptPort
uid 42847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,153625,184000,154375"
)
n "restart_frame_i"
t "std_logic"
o 1
r 34
tg (CPTG
uid 42849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42850,0
va (VaSet
)
xt "184500,153500,190400,154500"
st "restart_frame_i"
blo "184500,154300"
)
)
)
*540 (CptPort
uid 42851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42852,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,155125,184000,155875"
)
n "row_switch_i"
t "std_logic"
o 1
r 35
tg (CPTG
uid 42853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42854,0
va (VaSet
)
xt "184500,155000,189600,156000"
st "row_switch_i"
blo "184500,155800"
)
)
)
*541 (CptPort
uid 42855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,157125,184000,157875"
)
n "rst_i"
t "std_logic"
o 1
r 36
tg (CPTG
uid 42857,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42858,0
va (VaSet
)
xt "184500,157000,186000,158000"
st "rst_i"
blo "184500,157800"
)
)
)
*542 (CptPort
uid 42859,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42860,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,143125,213750,143875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 37
tg (CPTG
uid 42861,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42862,0
va (VaSet
)
xt "202700,143000,212500,144000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "212500,143800"
)
)
)
*543 (CptPort
uid 42863,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42864,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,158625,184000,159375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 38
tg (CPTG
uid 42865,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42866,0
va (VaSet
)
xt "184500,158500,192900,159500"
st "sa_bias_dat_i : (31:0)"
blo "184500,159300"
)
)
)
*544 (CptPort
uid 42867,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42868,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,160125,184000,160875"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 1
r 39
tg (CPTG
uid 42869,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42870,0
va (VaSet
)
xt "184500,160000,192500,161000"
st "servo_mode_i : (1:0)"
blo "184500,160800"
)
)
)
*545 (CptPort
uid 42871,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42872,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,144625,213750,145375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 40
tg (CPTG
uid 42873,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42874,0
va (VaSet
)
xt "206400,144500,212500,145500"
st "z_addr_o : (5:0)"
ju 2
blo "212500,145300"
)
)
)
*546 (CptPort
uid 42875,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42876,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,161625,184000,162375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 41
tg (CPTG
uid 42877,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42878,0
va (VaSet
)
xt "184500,161500,190300,162500"
st "z_dat_i : (31:0)"
blo "184500,162300"
)
)
)
*547 (CptPort
uid 42879,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42880,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,163125,184000,163875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 42881,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42882,0
va (VaSet
)
xt "184500,163000,194200,164000"
st "ramp_step_size_i : (13:0)"
blo "184500,163800"
)
)
)
]
shape (Rectangle
uid 42711,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "184000,123000,213000,164500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 42712,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*548 (Text
uid 42713,0
va (VaSet
font "Arial,8,1"
)
xt "196400,150500,202100,151500"
st "readout_card"
blo "196400,151300"
)
*549 (Text
uid 42714,0
va (VaSet
font "Arial,8,1"
)
xt "196400,151500,202300,152500"
st "flux_loop_ctrl"
blo "196400,152300"
)
*550 (Text
uid 42715,0
va (VaSet
font "Arial,8,1"
)
xt "196400,152500,197000,153500"
st "I6"
blo "196400,153300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 42716,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 42717,0
text (MLText
uid 42718,0
va (VaSet
font "Courier New,8,0"
)
xt "169000,115500,169000,115500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*551 (SaComponent
uid 42883,0
optionalChildren [
*552 (CptPort
uid 42892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,182625,213750,183375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 1
r 1
tg (CPTG
uid 42894,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42895,0
va (VaSet
)
xt "209200,182500,212500,183500"
st "adc_clk_o"
ju 2
blo "212500,183300"
)
)
)
*553 (CptPort
uid 42896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,182625,184000,183375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 42898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42899,0
va (VaSet
)
xt "184500,182500,190700,183500"
st "adc_coadd_en_i"
blo "184500,183300"
)
)
)
*554 (CptPort
uid 42900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,184125,184000,184875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 3
tg (CPTG
uid 42902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42903,0
va (VaSet
)
xt "184500,184000,191100,185000"
st "adc_dat_i : (13:0)"
blo "184500,184800"
)
)
)
*555 (CptPort
uid 42904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,185625,184000,186375"
)
n "adc_ovr_i"
t "std_logic"
o 1
r 4
tg (CPTG
uid 42906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42907,0
va (VaSet
)
xt "184500,185500,187700,186500"
st "adc_ovr_i"
blo "184500,186300"
)
)
)
*556 (CptPort
uid 42908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,187125,184000,187875"
)
n "adc_rdy_i"
t "std_logic"
o 1
r 5
tg (CPTG
uid 42910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42911,0
va (VaSet
)
xt "184500,187000,187700,188000"
st "adc_rdy_i"
blo "184500,187800"
)
)
)
*557 (CptPort
uid 42912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,188625,184000,189375"
)
n "clk_200_i"
t "std_logic"
o 1
r 6
tg (CPTG
uid 42914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42915,0
va (VaSet
)
xt "184500,188500,187600,189500"
st "clk_200_i"
blo "184500,189300"
)
)
)
*558 (CptPort
uid 42916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,190625,184000,191375"
)
n "clk_50_i"
t "std_logic"
o 1
r 7
tg (CPTG
uid 42918,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42919,0
va (VaSet
)
xt "184500,190500,187200,191500"
st "clk_50_i"
blo "184500,191300"
)
)
)
*559 (CptPort
uid 42920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42921,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,192125,184000,192875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 8
tg (CPTG
uid 42922,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42923,0
va (VaSet
)
xt "184500,192000,193200,193000"
st "coadded_addr_i : (5:0)"
blo "184500,192800"
)
)
)
*560 (CptPort
uid 42924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,184125,213750,184875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 9
tg (CPTG
uid 42926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42927,0
va (VaSet
)
xt "203700,184000,212500,185000"
st "coadded_dat_o : (31:0)"
ju 2
blo "212500,184800"
)
)
)
*561 (CptPort
uid 42928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42929,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,193625,184000,194375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 10
tg (CPTG
uid 42930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42931,0
va (VaSet
)
xt "184500,193500,192000,194500"
st "const_val_i : (13:0)"
blo "184500,194300"
)
)
)
*562 (CptPort
uid 42932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42933,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,185625,213750,186375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 11
tg (CPTG
uid 42934,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42935,0
va (VaSet
)
xt "206400,185500,212500,186500"
st "d_addr_o : (5:0)"
ju 2
blo "212500,186300"
)
)
)
*563 (CptPort
uid 42936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42937,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,195125,184000,195875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 12
tg (CPTG
uid 42938,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42939,0
va (VaSet
)
xt "184500,195000,190300,196000"
st "d_dat_i : (31:0)"
blo "184500,195800"
)
)
)
*564 (CptPort
uid 42940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42941,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,187125,213750,187875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 1
r 13
tg (CPTG
uid 42942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42943,0
va (VaSet
)
xt "209200,187000,212500,188000"
st "dac_clk_o"
ju 2
blo "212500,187800"
)
)
)
*565 (CptPort
uid 42944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42945,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,196625,184000,197375"
)
n "dac_dat_en_i"
t "std_logic"
o 1
r 14
tg (CPTG
uid 42946,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42947,0
va (VaSet
)
xt "184500,196500,189700,197500"
st "dac_dat_en_i"
blo "184500,197300"
)
)
)
*566 (CptPort
uid 42948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,188625,213750,189375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 15
tg (CPTG
uid 42950,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42951,0
va (VaSet
)
xt "205700,188500,212500,189500"
st "dac_dat_o : (13:0)"
ju 2
blo "212500,189300"
)
)
)
*567 (CptPort
uid 42952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42953,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,190125,213750,190875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 16
tg (CPTG
uid 42954,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42955,0
va (VaSet
)
xt "202900,190000,212500,191000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "212500,190800"
)
)
)
*568 (CptPort
uid 42956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42957,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,198625,184000,199375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 17
tg (CPTG
uid 42958,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42959,0
va (VaSet
)
xt "184500,198500,193800,199500"
st "filter_coeff_dat_i : (31:0)"
blo "184500,199300"
)
)
)
*569 (CptPort
uid 42960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,200125,184000,200875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 18
tg (CPTG
uid 42962,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42963,0
va (VaSet
)
xt "184500,200000,192700,201000"
st "filtered_addr_i : (5:0)"
blo "184500,200800"
)
)
)
*570 (CptPort
uid 42964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,191625,213750,192375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 19
tg (CPTG
uid 42966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42967,0
va (VaSet
)
xt "204200,191500,212500,192500"
st "filtered_dat_o : (31:0)"
ju 2
blo "212500,192300"
)
)
)
*571 (CptPort
uid 42968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,201625,184000,202375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 1
r 20
tg (CPTG
uid 42970,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42971,0
va (VaSet
)
xt "184500,201500,191200,202500"
st "fsfb_addr_i : (5:0)"
blo "184500,202300"
)
)
)
*572 (CptPort
uid 42972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,193125,213750,193875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 1
r 21
tg (CPTG
uid 42974,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42975,0
va (VaSet
)
xt "205700,193000,212500,194000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "212500,193800"
)
)
)
*573 (CptPort
uid 42976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,194625,213750,195375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 22
tg (CPTG
uid 42978,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42979,0
va (VaSet
)
xt "206600,194500,212500,195500"
st "i_addr_o : (5:0)"
ju 2
blo "212500,195300"
)
)
)
*574 (CptPort
uid 42980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42981,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,203125,184000,203875"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 23
tg (CPTG
uid 42982,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42983,0
va (VaSet
)
xt "184500,203000,190100,204000"
st "i_dat_i : (31:0)"
blo "184500,203800"
)
)
)
*575 (CptPort
uid 42984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42985,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,196125,213750,196875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 24
tg (CPTG
uid 42986,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42987,0
va (VaSet
)
xt "203500,196000,212500,197000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "212500,196800"
)
)
)
*576 (CptPort
uid 42988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42989,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,204625,184000,205375"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 25
tg (CPTG
uid 42990,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42991,0
va (VaSet
)
xt "184500,204500,192100,205500"
st "offset_dat_i : (31:0)"
blo "184500,205300"
)
)
)
*577 (CptPort
uid 42992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42993,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,197625,213750,198375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 26
tg (CPTG
uid 42994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42995,0
va (VaSet
)
xt "206400,197500,212500,198500"
st "p_addr_o : (5:0)"
ju 2
blo "212500,198300"
)
)
)
*578 (CptPort
uid 42996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42997,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,206125,184000,206875"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 27
tg (CPTG
uid 42998,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42999,0
va (VaSet
)
xt "184500,206000,190300,207000"
st "p_dat_i : (31:0)"
blo "184500,206800"
)
)
)
*579 (CptPort
uid 43000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43001,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,208125,184000,208875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 1
r 28
tg (CPTG
uid 43002,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 43003,0
va (VaSet
)
xt "184500,208000,192000,209000"
st "ramp_amp_i : (13:0)"
blo "184500,208800"
)
)
)
*580 (CptPort
uid 43004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,199125,213750,199875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 1
r 30
tg (CPTG
uid 43006,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 43007,0
va (VaSet
)
xt "209000,199000,212500,200000"
st "raw_ack_o"
ju 2
blo "212500,199800"
)
)
)
*581 (CptPort
uid 43008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,209625,184000,210375"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 1
r 31
tg (CPTG
uid 43010,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 43011,0
va (VaSet
)
xt "184500,209500,191600,210500"
st "raw_addr_i : (12:0)"
blo "184500,210300"
)
)
)
*582 (CptPort
uid 43012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,200625,213750,201375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 1
r 32
tg (CPTG
uid 43014,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 43015,0
va (VaSet
)
xt "205700,200500,212500,201500"
st "raw_dat_o : (13:0)"
ju 2
blo "212500,201300"
)
)
)
*583 (CptPort
uid 43016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43017,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,211125,184000,211875"
)
n "raw_req_i"
t "std_logic"
o 1
r 33
tg (CPTG
uid 43018,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 43019,0
va (VaSet
)
xt "184500,211000,187900,212000"
st "raw_req_i"
blo "184500,211800"
)
)
)
*584 (CptPort
uid 43020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43021,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,212625,184000,213375"
)
n "restart_frame_i"
t "std_logic"
o 1
r 34
tg (CPTG
uid 43022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 43023,0
va (VaSet
)
xt "184500,212500,190400,213500"
st "restart_frame_i"
blo "184500,213300"
)
)
)
*585 (CptPort
uid 43024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,214125,184000,214875"
)
n "row_switch_i"
t "std_logic"
o 1
r 35
tg (CPTG
uid 43026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 43027,0
va (VaSet
)
xt "184500,214000,189600,215000"
st "row_switch_i"
blo "184500,214800"
)
)
)
*586 (CptPort
uid 43028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43029,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,216125,184000,216875"
)
n "rst_i"
t "std_logic"
o 1
r 36
tg (CPTG
uid 43030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 43031,0
va (VaSet
)
xt "184500,216000,186000,217000"
st "rst_i"
blo "184500,216800"
)
)
)
*587 (CptPort
uid 43032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,202125,213750,202875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 1
r 37
tg (CPTG
uid 43034,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 43035,0
va (VaSet
)
xt "202700,202000,212500,203000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "212500,202800"
)
)
)
*588 (CptPort
uid 43036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43037,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,217625,184000,218375"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 38
tg (CPTG
uid 43038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 43039,0
va (VaSet
)
xt "184500,217500,192900,218500"
st "sa_bias_dat_i : (31:0)"
blo "184500,218300"
)
)
)
*589 (CptPort
uid 43040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43041,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,219125,184000,219875"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 1
r 39
tg (CPTG
uid 43042,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 43043,0
va (VaSet
)
xt "184500,219000,192500,220000"
st "servo_mode_i : (1:0)"
blo "184500,219800"
)
)
)
*590 (CptPort
uid 43044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "213000,203625,213750,204375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 1
r 40
tg (CPTG
uid 43046,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 43047,0
va (VaSet
)
xt "206400,203500,212500,204500"
st "z_addr_o : (5:0)"
ju 2
blo "212500,204300"
)
)
)
*591 (CptPort
uid 43048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43049,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,220625,184000,221375"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 1
r 41
tg (CPTG
uid 43050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 43051,0
va (VaSet
)
xt "184500,220500,190300,221500"
st "z_dat_i : (31:0)"
blo "184500,221300"
)
)
)
*592 (CptPort
uid 43052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 43053,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "183250,222125,184000,222875"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 43054,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 43055,0
va (VaSet
)
xt "184500,222000,194200,223000"
st "ramp_step_size_i : (13:0)"
blo "184500,222800"
)
)
)
]
shape (Rectangle
uid 42884,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "184000,182000,213000,223500"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 42885,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*593 (Text
uid 42886,0
va (VaSet
font "Arial,8,1"
)
xt "196400,209500,202100,210500"
st "readout_card"
blo "196400,210300"
)
*594 (Text
uid 42887,0
va (VaSet
font "Arial,8,1"
)
xt "196400,210500,202300,211500"
st "flux_loop_ctrl"
blo "196400,211300"
)
*595 (Text
uid 42888,0
va (VaSet
font "Arial,8,1"
)
xt "196400,211500,197000,212500"
st "I7"
blo "196400,212300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 42889,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 42890,0
text (MLText
uid 42891,0
va (VaSet
font "Courier New,8,0"
)
xt "169000,174500,169000,174500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*596 (Net
uid 47219,0
name "adc_clk_o1"
type "std_logic"
orderNo 208
declText (MLText
uid 47220,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*597 (Net
uid 47227,0
name "coadded_dat_o1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 209
declText (MLText
uid 47228,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*598 (Net
uid 47235,0
name "d_addr_o1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 210
declText (MLText
uid 47236,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*599 (Net
uid 47243,0
name "dac_clk_o1"
type "std_logic"
orderNo 211
declText (MLText
uid 47244,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*600 (Net
uid 47251,0
name "dac_dat_o1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 212
declText (MLText
uid 47252,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*601 (Net
uid 47259,0
name "filter_coeff_addr_o1"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 213
declText (MLText
uid 47260,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*602 (Net
uid 47267,0
name "filtered_dat_o1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 214
declText (MLText
uid 47268,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*603 (Net
uid 47275,0
name "fsfb_dat_o1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 215
declText (MLText
uid 47276,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*604 (Net
uid 47283,0
name "i_addr_o1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 216
declText (MLText
uid 47284,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*605 (Net
uid 47291,0
name "offset_dac_spi_o1"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 217
declText (MLText
uid 47292,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*606 (Net
uid 47299,0
name "p_addr_o1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 218
declText (MLText
uid 47300,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*607 (Net
uid 47307,0
name "raw_ack_o1"
type "std_logic"
orderNo 219
declText (MLText
uid 47308,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*608 (Net
uid 47315,0
name "raw_dat_o1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 220
declText (MLText
uid 47316,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*609 (Net
uid 47323,0
name "sa_bias_dac_spi_o1"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 221
declText (MLText
uid 47324,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*610 (Net
uid 47331,0
name "z_addr_o1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 222
declText (MLText
uid 47332,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*611 (Net
uid 47339,0
name "adc_coadd_en_i1"
type "std_logic"
orderNo 223
declText (MLText
uid 47340,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*612 (Net
uid 47347,0
name "adc_dat_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 224
declText (MLText
uid 47348,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*613 (Net
uid 47355,0
name "adc_ovr_i1"
type "std_logic"
orderNo 225
declText (MLText
uid 47356,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*614 (Net
uid 47363,0
name "adc_rdy_i1"
type "std_logic"
orderNo 226
declText (MLText
uid 47364,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*615 (Net
uid 47371,0
name "clk_200_i1"
type "std_logic"
orderNo 227
declText (MLText
uid 47372,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*616 (Net
uid 47379,0
name "clk_50_i1"
type "std_logic"
orderNo 228
declText (MLText
uid 47380,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*617 (Net
uid 47387,0
name "coadded_addr_i1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 229
declText (MLText
uid 47388,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*618 (Net
uid 47395,0
name "const_val_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 230
declText (MLText
uid 47396,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*619 (Net
uid 47403,0
name "d_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 231
declText (MLText
uid 47404,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*620 (Net
uid 47411,0
name "dac_dat_en_i1"
type "std_logic"
orderNo 232
declText (MLText
uid 47412,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*621 (Net
uid 47419,0
name "filter_coeff_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 233
declText (MLText
uid 47420,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*622 (Net
uid 47427,0
name "filtered_addr_i1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 234
declText (MLText
uid 47428,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*623 (Net
uid 47435,0
name "fsfb_addr_i1"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 235
declText (MLText
uid 47436,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*624 (Net
uid 47443,0
name "i_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 236
declText (MLText
uid 47444,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*625 (Net
uid 47451,0
name "offset_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 237
declText (MLText
uid 47452,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*626 (Net
uid 47459,0
name "p_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 238
declText (MLText
uid 47460,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*627 (Net
uid 47467,0
name "ramp_amp_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 239
declText (MLText
uid 47468,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*628 (Net
uid 47475,0
name "raw_addr_i1"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 240
declText (MLText
uid 47476,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*629 (Net
uid 47483,0
name "raw_req_i1"
type "std_logic"
orderNo 241
declText (MLText
uid 47484,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*630 (Net
uid 47491,0
name "restart_frame_i1"
type "std_logic"
orderNo 242
declText (MLText
uid 47492,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*631 (Net
uid 47499,0
name "row_switch_i1"
type "std_logic"
orderNo 243
declText (MLText
uid 47500,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*632 (Net
uid 47507,0
name "rst_i1"
type "std_logic"
orderNo 244
declText (MLText
uid 47508,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*633 (Net
uid 47515,0
name "sa_bias_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 245
declText (MLText
uid 47516,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*634 (Net
uid 47523,0
name "servo_mode_i1"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 246
declText (MLText
uid 47524,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*635 (Net
uid 47531,0
name "z_dat_i1"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 247
declText (MLText
uid 47532,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*636 (Net
uid 47539,0
name "ramp_step_size_i1"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 248
declText (MLText
uid 47540,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*637 (Net
uid 47547,0
name "adc_clk_o2"
type "std_logic"
orderNo 249
declText (MLText
uid 47548,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*638 (Net
uid 47555,0
name "coadded_dat_o2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 250
declText (MLText
uid 47556,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*639 (Net
uid 47563,0
name "d_addr_o2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 251
declText (MLText
uid 47564,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*640 (Net
uid 47571,0
name "dac_clk_o2"
type "std_logic"
orderNo 252
declText (MLText
uid 47572,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*641 (Net
uid 47579,0
name "dac_dat_o2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 253
declText (MLText
uid 47580,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*642 (Net
uid 47587,0
name "filter_coeff_addr_o2"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 254
declText (MLText
uid 47588,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*643 (Net
uid 47595,0
name "filtered_dat_o2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 255
declText (MLText
uid 47596,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*644 (Net
uid 47603,0
name "fsfb_dat_o2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 256
declText (MLText
uid 47604,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*645 (Net
uid 47611,0
name "i_addr_o2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 257
declText (MLText
uid 47612,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*646 (Net
uid 47619,0
name "offset_dac_spi_o2"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 258
declText (MLText
uid 47620,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*647 (Net
uid 47627,0
name "p_addr_o2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 259
declText (MLText
uid 47628,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*648 (Net
uid 47635,0
name "raw_ack_o2"
type "std_logic"
orderNo 260
declText (MLText
uid 47636,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*649 (Net
uid 47643,0
name "raw_dat_o2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 261
declText (MLText
uid 47644,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*650 (Net
uid 47651,0
name "sa_bias_dac_spi_o2"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 262
declText (MLText
uid 47652,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*651 (Net
uid 47659,0
name "z_addr_o2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 263
declText (MLText
uid 47660,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*652 (Net
uid 47667,0
name "adc_coadd_en_i2"
type "std_logic"
orderNo 264
declText (MLText
uid 47668,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*653 (Net
uid 47675,0
name "adc_dat_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 265
declText (MLText
uid 47676,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*654 (Net
uid 47683,0
name "adc_ovr_i2"
type "std_logic"
orderNo 266
declText (MLText
uid 47684,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*655 (Net
uid 47691,0
name "adc_rdy_i2"
type "std_logic"
orderNo 267
declText (MLText
uid 47692,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*656 (Net
uid 47699,0
name "clk_200_i2"
type "std_logic"
orderNo 268
declText (MLText
uid 47700,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*657 (Net
uid 47707,0
name "clk_50_i2"
type "std_logic"
orderNo 269
declText (MLText
uid 47708,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*658 (Net
uid 47715,0
name "coadded_addr_i2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 270
declText (MLText
uid 47716,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*659 (Net
uid 47723,0
name "const_val_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 271
declText (MLText
uid 47724,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*660 (Net
uid 47731,0
name "d_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 272
declText (MLText
uid 47732,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*661 (Net
uid 47739,0
name "dac_dat_en_i2"
type "std_logic"
orderNo 273
declText (MLText
uid 47740,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*662 (Net
uid 47747,0
name "filter_coeff_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 274
declText (MLText
uid 47748,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*663 (Net
uid 47755,0
name "filtered_addr_i2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 275
declText (MLText
uid 47756,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*664 (Net
uid 47763,0
name "fsfb_addr_i2"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 276
declText (MLText
uid 47764,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*665 (Net
uid 47771,0
name "i_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 277
declText (MLText
uid 47772,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*666 (Net
uid 47779,0
name "offset_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 278
declText (MLText
uid 47780,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*667 (Net
uid 47787,0
name "p_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 279
declText (MLText
uid 47788,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*668 (Net
uid 47795,0
name "ramp_amp_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 280
declText (MLText
uid 47796,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*669 (Net
uid 47803,0
name "raw_addr_i2"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 281
declText (MLText
uid 47804,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*670 (Net
uid 47811,0
name "raw_req_i2"
type "std_logic"
orderNo 282
declText (MLText
uid 47812,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*671 (Net
uid 47819,0
name "restart_frame_i2"
type "std_logic"
orderNo 283
declText (MLText
uid 47820,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*672 (Net
uid 47827,0
name "row_switch_i2"
type "std_logic"
orderNo 284
declText (MLText
uid 47828,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*673 (Net
uid 47835,0
name "rst_i2"
type "std_logic"
orderNo 285
declText (MLText
uid 47836,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*674 (Net
uid 47843,0
name "sa_bias_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 286
declText (MLText
uid 47844,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*675 (Net
uid 47851,0
name "servo_mode_i2"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 287
declText (MLText
uid 47852,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*676 (Net
uid 47859,0
name "z_dat_i2"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 288
declText (MLText
uid 47860,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*677 (Net
uid 47867,0
name "ramp_step_size_i2"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 289
declText (MLText
uid 47868,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*678 (Net
uid 47875,0
name "adc_clk_o3"
type "std_logic"
orderNo 290
declText (MLText
uid 47876,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*679 (Net
uid 47883,0
name "coadded_dat_o3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 291
declText (MLText
uid 47884,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*680 (Net
uid 47891,0
name "d_addr_o3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 292
declText (MLText
uid 47892,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*681 (Net
uid 47899,0
name "dac_clk_o3"
type "std_logic"
orderNo 293
declText (MLText
uid 47900,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*682 (Net
uid 47907,0
name "dac_dat_o3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 294
declText (MLText
uid 47908,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*683 (Net
uid 47915,0
name "filter_coeff_addr_o3"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 295
declText (MLText
uid 47916,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*684 (Net
uid 47923,0
name "filtered_dat_o3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 296
declText (MLText
uid 47924,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*685 (Net
uid 47931,0
name "fsfb_dat_o3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 297
declText (MLText
uid 47932,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*686 (Net
uid 47939,0
name "i_addr_o3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 298
declText (MLText
uid 47940,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*687 (Net
uid 47947,0
name "offset_dac_spi_o3"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 299
declText (MLText
uid 47948,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*688 (Net
uid 47955,0
name "p_addr_o3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 300
declText (MLText
uid 47956,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*689 (Net
uid 47963,0
name "raw_ack_o3"
type "std_logic"
orderNo 301
declText (MLText
uid 47964,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*690 (Net
uid 47971,0
name "raw_dat_o3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 302
declText (MLText
uid 47972,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*691 (Net
uid 47979,0
name "sa_bias_dac_spi_o3"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 303
declText (MLText
uid 47980,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*692 (Net
uid 47987,0
name "z_addr_o3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 304
declText (MLText
uid 47988,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*693 (Net
uid 47995,0
name "adc_coadd_en_i3"
type "std_logic"
orderNo 305
declText (MLText
uid 47996,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*694 (Net
uid 48003,0
name "adc_dat_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 306
declText (MLText
uid 48004,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*695 (Net
uid 48011,0
name "adc_ovr_i3"
type "std_logic"
orderNo 307
declText (MLText
uid 48012,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*696 (Net
uid 48019,0
name "adc_rdy_i3"
type "std_logic"
orderNo 308
declText (MLText
uid 48020,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*697 (Net
uid 48027,0
name "clk_200_i3"
type "std_logic"
orderNo 309
declText (MLText
uid 48028,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*698 (Net
uid 48035,0
name "clk_50_i3"
type "std_logic"
orderNo 310
declText (MLText
uid 48036,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*699 (Net
uid 48043,0
name "coadded_addr_i3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 311
declText (MLText
uid 48044,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*700 (Net
uid 48051,0
name "const_val_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 312
declText (MLText
uid 48052,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*701 (Net
uid 48059,0
name "d_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 313
declText (MLText
uid 48060,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*702 (Net
uid 48067,0
name "dac_dat_en_i3"
type "std_logic"
orderNo 314
declText (MLText
uid 48068,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*703 (Net
uid 48075,0
name "filter_coeff_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 315
declText (MLText
uid 48076,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*704 (Net
uid 48083,0
name "filtered_addr_i3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 316
declText (MLText
uid 48084,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*705 (Net
uid 48091,0
name "fsfb_addr_i3"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 317
declText (MLText
uid 48092,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*706 (Net
uid 48099,0
name "i_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 318
declText (MLText
uid 48100,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*707 (Net
uid 48107,0
name "offset_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 319
declText (MLText
uid 48108,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*708 (Net
uid 48115,0
name "p_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 320
declText (MLText
uid 48116,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*709 (Net
uid 48123,0
name "ramp_amp_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 321
declText (MLText
uid 48124,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*710 (Net
uid 48131,0
name "raw_addr_i3"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 322
declText (MLText
uid 48132,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*711 (Net
uid 48139,0
name "raw_req_i3"
type "std_logic"
orderNo 323
declText (MLText
uid 48140,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*712 (Net
uid 48147,0
name "restart_frame_i3"
type "std_logic"
orderNo 324
declText (MLText
uid 48148,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*713 (Net
uid 48155,0
name "row_switch_i3"
type "std_logic"
orderNo 325
declText (MLText
uid 48156,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*714 (Net
uid 48163,0
name "rst_i3"
type "std_logic"
orderNo 326
declText (MLText
uid 48164,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*715 (Net
uid 48171,0
name "sa_bias_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 327
declText (MLText
uid 48172,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*716 (Net
uid 48179,0
name "servo_mode_i3"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 328
declText (MLText
uid 48180,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*717 (Net
uid 48187,0
name "z_dat_i3"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 329
declText (MLText
uid 48188,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*718 (Net
uid 48195,0
name "ramp_step_size_i3"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 330
declText (MLText
uid 48196,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*719 (Net
uid 48203,0
name "adc_clk_o4"
type "std_logic"
orderNo 331
declText (MLText
uid 48204,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*720 (Net
uid 48211,0
name "coadded_dat_o4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 332
declText (MLText
uid 48212,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*721 (Net
uid 48219,0
name "d_addr_o4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 333
declText (MLText
uid 48220,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*722 (Net
uid 48227,0
name "dac_clk_o4"
type "std_logic"
orderNo 334
declText (MLText
uid 48228,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*723 (Net
uid 48235,0
name "dac_dat_o4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 335
declText (MLText
uid 48236,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*724 (Net
uid 48243,0
name "filter_coeff_addr_o4"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 336
declText (MLText
uid 48244,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*725 (Net
uid 48251,0
name "filtered_dat_o4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 337
declText (MLText
uid 48252,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*726 (Net
uid 48259,0
name "fsfb_dat_o4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 338
declText (MLText
uid 48260,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*727 (Net
uid 48267,0
name "i_addr_o4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 339
declText (MLText
uid 48268,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*728 (Net
uid 48275,0
name "offset_dac_spi_o4"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 340
declText (MLText
uid 48276,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*729 (Net
uid 48283,0
name "p_addr_o4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 341
declText (MLText
uid 48284,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*730 (Net
uid 48291,0
name "raw_ack_o4"
type "std_logic"
orderNo 342
declText (MLText
uid 48292,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*731 (Net
uid 48299,0
name "raw_dat_o4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 343
declText (MLText
uid 48300,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*732 (Net
uid 48307,0
name "sa_bias_dac_spi_o4"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 344
declText (MLText
uid 48308,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*733 (Net
uid 48315,0
name "z_addr_o4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 345
declText (MLText
uid 48316,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*734 (Net
uid 48323,0
name "adc_coadd_en_i4"
type "std_logic"
orderNo 346
declText (MLText
uid 48324,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*735 (Net
uid 48331,0
name "adc_dat_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 347
declText (MLText
uid 48332,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*736 (Net
uid 48339,0
name "adc_ovr_i4"
type "std_logic"
orderNo 348
declText (MLText
uid 48340,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*737 (Net
uid 48347,0
name "adc_rdy_i4"
type "std_logic"
orderNo 349
declText (MLText
uid 48348,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*738 (Net
uid 48355,0
name "clk_200_i4"
type "std_logic"
orderNo 350
declText (MLText
uid 48356,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*739 (Net
uid 48363,0
name "clk_50_i4"
type "std_logic"
orderNo 351
declText (MLText
uid 48364,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*740 (Net
uid 48371,0
name "coadded_addr_i4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 352
declText (MLText
uid 48372,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*741 (Net
uid 48379,0
name "const_val_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 353
declText (MLText
uid 48380,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*742 (Net
uid 48387,0
name "d_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 354
declText (MLText
uid 48388,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*743 (Net
uid 48395,0
name "dac_dat_en_i4"
type "std_logic"
orderNo 355
declText (MLText
uid 48396,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*744 (Net
uid 48403,0
name "filter_coeff_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 356
declText (MLText
uid 48404,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*745 (Net
uid 48411,0
name "filtered_addr_i4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 357
declText (MLText
uid 48412,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*746 (Net
uid 48419,0
name "fsfb_addr_i4"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 358
declText (MLText
uid 48420,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*747 (Net
uid 48427,0
name "i_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 359
declText (MLText
uid 48428,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*748 (Net
uid 48435,0
name "offset_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 360
declText (MLText
uid 48436,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*749 (Net
uid 48443,0
name "p_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 361
declText (MLText
uid 48444,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*750 (Net
uid 48451,0
name "ramp_amp_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 362
declText (MLText
uid 48452,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*751 (Net
uid 48459,0
name "raw_addr_i4"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 363
declText (MLText
uid 48460,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*752 (Net
uid 48467,0
name "raw_req_i4"
type "std_logic"
orderNo 364
declText (MLText
uid 48468,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*753 (Net
uid 48475,0
name "restart_frame_i4"
type "std_logic"
orderNo 365
declText (MLText
uid 48476,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*754 (Net
uid 48483,0
name "row_switch_i4"
type "std_logic"
orderNo 366
declText (MLText
uid 48484,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*755 (Net
uid 48491,0
name "rst_i4"
type "std_logic"
orderNo 367
declText (MLText
uid 48492,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*756 (Net
uid 48499,0
name "sa_bias_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 368
declText (MLText
uid 48500,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*757 (Net
uid 48507,0
name "servo_mode_i4"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 369
declText (MLText
uid 48508,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*758 (Net
uid 48515,0
name "z_dat_i4"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 370
declText (MLText
uid 48516,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*759 (Net
uid 48523,0
name "ramp_step_size_i4"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 371
declText (MLText
uid 48524,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*760 (Net
uid 48531,0
name "adc_clk_o5"
type "std_logic"
orderNo 372
declText (MLText
uid 48532,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*761 (Net
uid 48539,0
name "coadded_dat_o5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 373
declText (MLText
uid 48540,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*762 (Net
uid 48547,0
name "d_addr_o5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 374
declText (MLText
uid 48548,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*763 (Net
uid 48555,0
name "dac_clk_o5"
type "std_logic"
orderNo 375
declText (MLText
uid 48556,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*764 (Net
uid 48563,0
name "dac_dat_o5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 376
declText (MLText
uid 48564,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*765 (Net
uid 48571,0
name "filter_coeff_addr_o5"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 377
declText (MLText
uid 48572,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*766 (Net
uid 48579,0
name "filtered_dat_o5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 378
declText (MLText
uid 48580,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*767 (Net
uid 48587,0
name "fsfb_dat_o5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 379
declText (MLText
uid 48588,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*768 (Net
uid 48595,0
name "i_addr_o5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 380
declText (MLText
uid 48596,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*769 (Net
uid 48603,0
name "offset_dac_spi_o5"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 381
declText (MLText
uid 48604,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*770 (Net
uid 48611,0
name "p_addr_o5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 382
declText (MLText
uid 48612,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*771 (Net
uid 48619,0
name "raw_ack_o5"
type "std_logic"
orderNo 383
declText (MLText
uid 48620,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*772 (Net
uid 48627,0
name "raw_dat_o5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 384
declText (MLText
uid 48628,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*773 (Net
uid 48635,0
name "sa_bias_dac_spi_o5"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 385
declText (MLText
uid 48636,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*774 (Net
uid 48643,0
name "z_addr_o5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 386
declText (MLText
uid 48644,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*775 (Net
uid 48651,0
name "adc_coadd_en_i5"
type "std_logic"
orderNo 387
declText (MLText
uid 48652,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*776 (Net
uid 48659,0
name "adc_dat_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 388
declText (MLText
uid 48660,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*777 (Net
uid 48667,0
name "adc_ovr_i5"
type "std_logic"
orderNo 389
declText (MLText
uid 48668,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*778 (Net
uid 48675,0
name "adc_rdy_i5"
type "std_logic"
orderNo 390
declText (MLText
uid 48676,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*779 (Net
uid 48683,0
name "clk_200_i5"
type "std_logic"
orderNo 391
declText (MLText
uid 48684,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*780 (Net
uid 48691,0
name "clk_50_i5"
type "std_logic"
orderNo 392
declText (MLText
uid 48692,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*781 (Net
uid 48699,0
name "coadded_addr_i5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 393
declText (MLText
uid 48700,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*782 (Net
uid 48707,0
name "const_val_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 394
declText (MLText
uid 48708,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*783 (Net
uid 48715,0
name "d_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 395
declText (MLText
uid 48716,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*784 (Net
uid 48723,0
name "dac_dat_en_i5"
type "std_logic"
orderNo 396
declText (MLText
uid 48724,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*785 (Net
uid 48731,0
name "filter_coeff_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 397
declText (MLText
uid 48732,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*786 (Net
uid 48739,0
name "filtered_addr_i5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 398
declText (MLText
uid 48740,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*787 (Net
uid 48747,0
name "fsfb_addr_i5"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 399
declText (MLText
uid 48748,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*788 (Net
uid 48755,0
name "i_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 400
declText (MLText
uid 48756,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*789 (Net
uid 48763,0
name "offset_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 401
declText (MLText
uid 48764,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*790 (Net
uid 48771,0
name "p_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 402
declText (MLText
uid 48772,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*791 (Net
uid 48779,0
name "ramp_amp_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 403
declText (MLText
uid 48780,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*792 (Net
uid 48787,0
name "raw_addr_i5"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 404
declText (MLText
uid 48788,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*793 (Net
uid 48795,0
name "raw_req_i5"
type "std_logic"
orderNo 405
declText (MLText
uid 48796,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*794 (Net
uid 48803,0
name "restart_frame_i5"
type "std_logic"
orderNo 406
declText (MLText
uid 48804,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*795 (Net
uid 48811,0
name "row_switch_i5"
type "std_logic"
orderNo 407
declText (MLText
uid 48812,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*796 (Net
uid 48819,0
name "rst_i5"
type "std_logic"
orderNo 408
declText (MLText
uid 48820,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*797 (Net
uid 48827,0
name "sa_bias_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 409
declText (MLText
uid 48828,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*798 (Net
uid 48835,0
name "servo_mode_i5"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 410
declText (MLText
uid 48836,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*799 (Net
uid 48843,0
name "z_dat_i5"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 411
declText (MLText
uid 48844,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*800 (Net
uid 48851,0
name "ramp_step_size_i5"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 412
declText (MLText
uid 48852,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*801 (Net
uid 48859,0
name "adc_clk_o6"
type "std_logic"
orderNo 413
declText (MLText
uid 48860,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*802 (Net
uid 48867,0
name "coadded_dat_o6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 414
declText (MLText
uid 48868,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*803 (Net
uid 48875,0
name "d_addr_o6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 415
declText (MLText
uid 48876,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*804 (Net
uid 48883,0
name "dac_clk_o6"
type "std_logic"
orderNo 416
declText (MLText
uid 48884,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*805 (Net
uid 48891,0
name "dac_dat_o6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 417
declText (MLText
uid 48892,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*806 (Net
uid 48899,0
name "filter_coeff_addr_o6"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 418
declText (MLText
uid 48900,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*807 (Net
uid 48907,0
name "filtered_dat_o6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 419
declText (MLText
uid 48908,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*808 (Net
uid 48915,0
name "fsfb_dat_o6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 420
declText (MLText
uid 48916,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*809 (Net
uid 48923,0
name "i_addr_o6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 421
declText (MLText
uid 48924,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*810 (Net
uid 48931,0
name "offset_dac_spi_o6"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 422
declText (MLText
uid 48932,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*811 (Net
uid 48939,0
name "p_addr_o6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 423
declText (MLText
uid 48940,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*812 (Net
uid 48947,0
name "raw_ack_o6"
type "std_logic"
orderNo 424
declText (MLText
uid 48948,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*813 (Net
uid 48955,0
name "raw_dat_o6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 425
declText (MLText
uid 48956,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*814 (Net
uid 48963,0
name "sa_bias_dac_spi_o6"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 426
declText (MLText
uid 48964,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*815 (Net
uid 48971,0
name "z_addr_o6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 427
declText (MLText
uid 48972,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*816 (Net
uid 48979,0
name "adc_coadd_en_i6"
type "std_logic"
orderNo 428
declText (MLText
uid 48980,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*817 (Net
uid 48987,0
name "adc_dat_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 429
declText (MLText
uid 48988,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*818 (Net
uid 48995,0
name "adc_ovr_i6"
type "std_logic"
orderNo 430
declText (MLText
uid 48996,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*819 (Net
uid 49003,0
name "adc_rdy_i6"
type "std_logic"
orderNo 431
declText (MLText
uid 49004,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*820 (Net
uid 49011,0
name "clk_200_i6"
type "std_logic"
orderNo 432
declText (MLText
uid 49012,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*821 (Net
uid 49019,0
name "clk_50_i6"
type "std_logic"
orderNo 433
declText (MLText
uid 49020,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*822 (Net
uid 49027,0
name "coadded_addr_i6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 434
declText (MLText
uid 49028,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*823 (Net
uid 49035,0
name "const_val_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 435
declText (MLText
uid 49036,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*824 (Net
uid 49043,0
name "d_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 436
declText (MLText
uid 49044,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*825 (Net
uid 49051,0
name "dac_dat_en_i6"
type "std_logic"
orderNo 437
declText (MLText
uid 49052,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*826 (Net
uid 49059,0
name "filter_coeff_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 438
declText (MLText
uid 49060,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*827 (Net
uid 49067,0
name "filtered_addr_i6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 439
declText (MLText
uid 49068,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*828 (Net
uid 49075,0
name "fsfb_addr_i6"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 440
declText (MLText
uid 49076,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*829 (Net
uid 49083,0
name "i_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 441
declText (MLText
uid 49084,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*830 (Net
uid 49091,0
name "offset_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 442
declText (MLText
uid 49092,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*831 (Net
uid 49099,0
name "p_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 443
declText (MLText
uid 49100,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*832 (Net
uid 49107,0
name "ramp_amp_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 444
declText (MLText
uid 49108,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*833 (Net
uid 49115,0
name "raw_addr_i6"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 445
declText (MLText
uid 49116,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*834 (Net
uid 49123,0
name "raw_req_i6"
type "std_logic"
orderNo 446
declText (MLText
uid 49124,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*835 (Net
uid 49131,0
name "restart_frame_i6"
type "std_logic"
orderNo 447
declText (MLText
uid 49132,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*836 (Net
uid 49139,0
name "row_switch_i6"
type "std_logic"
orderNo 448
declText (MLText
uid 49140,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*837 (Net
uid 49147,0
name "rst_i6"
type "std_logic"
orderNo 449
declText (MLText
uid 49148,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*838 (Net
uid 49155,0
name "sa_bias_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 450
declText (MLText
uid 49156,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*839 (Net
uid 49163,0
name "servo_mode_i6"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 451
declText (MLText
uid 49164,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*840 (Net
uid 49171,0
name "z_dat_i6"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 452
declText (MLText
uid 49172,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*841 (Net
uid 49179,0
name "ramp_step_size_i6"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 453
declText (MLText
uid 49180,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*842 (Net
uid 49187,0
name "adc_clk_o7"
type "std_logic"
orderNo 454
declText (MLText
uid 49188,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*843 (Net
uid 49195,0
name "coadded_dat_o7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 455
declText (MLText
uid 49196,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*844 (Net
uid 49203,0
name "d_addr_o7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 456
declText (MLText
uid 49204,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*845 (Net
uid 49211,0
name "dac_clk_o7"
type "std_logic"
orderNo 457
declText (MLText
uid 49212,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*846 (Net
uid 49219,0
name "dac_dat_o7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 458
declText (MLText
uid 49220,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*847 (Net
uid 49227,0
name "filter_coeff_addr_o7"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 459
declText (MLText
uid 49228,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*848 (Net
uid 49235,0
name "filtered_dat_o7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 460
declText (MLText
uid 49236,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*849 (Net
uid 49243,0
name "fsfb_dat_o7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 461
declText (MLText
uid 49244,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*850 (Net
uid 49251,0
name "i_addr_o7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 462
declText (MLText
uid 49252,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*851 (Net
uid 49259,0
name "offset_dac_spi_o7"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 463
declText (MLText
uid 49260,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*852 (Net
uid 49267,0
name "p_addr_o7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 464
declText (MLText
uid 49268,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*853 (Net
uid 49275,0
name "raw_ack_o7"
type "std_logic"
orderNo 465
declText (MLText
uid 49276,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*854 (Net
uid 49283,0
name "raw_dat_o7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 466
declText (MLText
uid 49284,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*855 (Net
uid 49291,0
name "sa_bias_dac_spi_o7"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 467
declText (MLText
uid 49292,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*856 (Net
uid 49299,0
name "z_addr_o7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 468
declText (MLText
uid 49300,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*857 (Net
uid 49307,0
name "adc_coadd_en_i7"
type "std_logic"
orderNo 469
declText (MLText
uid 49308,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*858 (Net
uid 49315,0
name "adc_dat_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 470
declText (MLText
uid 49316,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*859 (Net
uid 49323,0
name "adc_ovr_i7"
type "std_logic"
orderNo 471
declText (MLText
uid 49324,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*860 (Net
uid 49331,0
name "adc_rdy_i7"
type "std_logic"
orderNo 472
declText (MLText
uid 49332,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*861 (Net
uid 49339,0
name "clk_200_i7"
type "std_logic"
orderNo 473
declText (MLText
uid 49340,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*862 (Net
uid 49347,0
name "clk_50_i7"
type "std_logic"
orderNo 474
declText (MLText
uid 49348,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*863 (Net
uid 49355,0
name "coadded_addr_i7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 475
declText (MLText
uid 49356,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*864 (Net
uid 49363,0
name "const_val_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 476
declText (MLText
uid 49364,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*865 (Net
uid 49371,0
name "d_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 477
declText (MLText
uid 49372,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*866 (Net
uid 49379,0
name "dac_dat_en_i7"
type "std_logic"
orderNo 478
declText (MLText
uid 49380,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*867 (Net
uid 49387,0
name "filter_coeff_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 479
declText (MLText
uid 49388,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*868 (Net
uid 49395,0
name "filtered_addr_i7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 480
declText (MLText
uid 49396,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*869 (Net
uid 49403,0
name "fsfb_addr_i7"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 481
declText (MLText
uid 49404,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*870 (Net
uid 49411,0
name "i_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 482
declText (MLText
uid 49412,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*871 (Net
uid 49419,0
name "offset_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 483
declText (MLText
uid 49420,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*872 (Net
uid 49427,0
name "p_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 484
declText (MLText
uid 49428,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*873 (Net
uid 49435,0
name "ramp_amp_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 485
declText (MLText
uid 49436,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*874 (Net
uid 49443,0
name "raw_addr_i7"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 486
declText (MLText
uid 49444,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*875 (Net
uid 49451,0
name "raw_req_i7"
type "std_logic"
orderNo 487
declText (MLText
uid 49452,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*876 (Net
uid 49459,0
name "restart_frame_i7"
type "std_logic"
orderNo 488
declText (MLText
uid 49460,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*877 (Net
uid 49467,0
name "row_switch_i7"
type "std_logic"
orderNo 489
declText (MLText
uid 49468,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*878 (Net
uid 49475,0
name "rst_i7"
type "std_logic"
orderNo 490
declText (MLText
uid 49476,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*879 (Net
uid 49483,0
name "sa_bias_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 491
declText (MLText
uid 49484,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*880 (Net
uid 49491,0
name "servo_mode_i7"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 492
declText (MLText
uid 49492,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*881 (Net
uid 49499,0
name "z_dat_i7"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 493
declText (MLText
uid 49500,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*882 (Net
uid 49507,0
name "ramp_step_size_i7"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 494
declText (MLText
uid 49508,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*883 (SaComponent
uid 49679,0
optionalChildren [
*884 (CptPort
uid 49515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49516,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,236625,214750,237375"
)
n "adc_clk_o"
t "std_logic"
m 1
o 26
r 1
tg (CPTG
uid 49517,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49518,0
va (VaSet
)
xt "210200,236500,213500,237500"
st "adc_clk_o"
ju 2
blo "213500,237300"
)
)
)
*885 (CptPort
uid 49519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,236625,185000,237375"
)
n "adc_coadd_en_i"
t "std_logic"
o 1
r 2
tg (CPTG
uid 49521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49522,0
va (VaSet
)
xt "185500,236500,191700,237500"
st "adc_coadd_en_i"
blo "185500,237300"
)
)
)
*886 (CptPort
uid 49523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,238125,185000,238875"
)
n "adc_dat_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 2
r 3
tg (CPTG
uid 49525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49526,0
va (VaSet
)
xt "185500,238000,192100,239000"
st "adc_dat_i : (13:0)"
blo "185500,238800"
)
)
)
*887 (CptPort
uid 49527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49528,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,239625,185000,240375"
)
n "adc_ovr_i"
t "std_logic"
o 3
r 4
tg (CPTG
uid 49529,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49530,0
va (VaSet
)
xt "185500,239500,188700,240500"
st "adc_ovr_i"
blo "185500,240300"
)
)
)
*888 (CptPort
uid 49531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49532,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,241125,185000,241875"
)
n "adc_rdy_i"
t "std_logic"
o 4
r 5
tg (CPTG
uid 49533,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49534,0
va (VaSet
)
xt "185500,241000,188700,242000"
st "adc_rdy_i"
blo "185500,241800"
)
)
)
*889 (CptPort
uid 49535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49536,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,243125,185000,243875"
)
n "clk_200_i"
t "std_logic"
o 5
r 6
tg (CPTG
uid 49537,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49538,0
va (VaSet
)
xt "185500,243000,188600,244000"
st "clk_200_i"
blo "185500,243800"
)
)
)
*890 (CptPort
uid 49539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49540,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,244625,185000,245375"
)
n "clk_50_i"
t "std_logic"
o 6
r 7
tg (CPTG
uid 49541,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49542,0
va (VaSet
)
xt "185500,244500,188200,245500"
st "clk_50_i"
blo "185500,245300"
)
)
)
*891 (CptPort
uid 49543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,246125,185000,246875"
)
n "coadded_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 7
r 8
tg (CPTG
uid 49545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49546,0
va (VaSet
)
xt "185500,246000,194200,247000"
st "coadded_addr_i : (5:0)"
blo "185500,246800"
)
)
)
*892 (CptPort
uid 49547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,238125,214750,238875"
)
n "coadded_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 27
r 9
tg (CPTG
uid 49549,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49550,0
va (VaSet
)
xt "204700,238000,213500,239000"
st "coadded_dat_o : (31:0)"
ju 2
blo "213500,238800"
)
)
)
*893 (CptPort
uid 49551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49552,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,247625,185000,248375"
)
n "const_val_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 8
r 10
tg (CPTG
uid 49553,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49554,0
va (VaSet
)
xt "185500,247500,193000,248500"
st "const_val_i : (13:0)"
blo "185500,248300"
)
)
)
*894 (CptPort
uid 49555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49556,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,239625,214750,240375"
)
n "d_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 28
r 11
tg (CPTG
uid 49557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49558,0
va (VaSet
)
xt "207400,239500,213500,240500"
st "d_addr_o : (5:0)"
ju 2
blo "213500,240300"
)
)
)
*895 (CptPort
uid 49559,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49560,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,249125,185000,249875"
)
n "d_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 9
r 12
tg (CPTG
uid 49561,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49562,0
va (VaSet
)
xt "185500,249000,191300,250000"
st "d_dat_i : (31:0)"
blo "185500,249800"
)
)
)
*896 (CptPort
uid 49563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49564,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,241125,214750,241875"
)
n "dac_clk_o"
t "std_logic"
m 1
o 29
r 13
tg (CPTG
uid 49565,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49566,0
va (VaSet
)
xt "210200,241000,213500,242000"
st "dac_clk_o"
ju 2
blo "213500,241800"
)
)
)
*897 (CptPort
uid 49567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49568,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,251125,185000,251875"
)
n "dac_dat_en_i"
t "std_logic"
o 10
r 14
tg (CPTG
uid 49569,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49570,0
va (VaSet
)
xt "185500,251000,190700,252000"
st "dac_dat_en_i"
blo "185500,251800"
)
)
)
*898 (CptPort
uid 49571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49572,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,242625,214750,243375"
)
n "dac_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 30
r 15
tg (CPTG
uid 49573,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49574,0
va (VaSet
)
xt "206700,242500,213500,243500"
st "dac_dat_o : (13:0)"
ju 2
blo "213500,243300"
)
)
)
*899 (CptPort
uid 49575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49576,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,244125,214750,244875"
)
n "filter_coeff_addr_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 31
r 16
tg (CPTG
uid 49577,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49578,0
va (VaSet
)
xt "203900,244000,213500,245000"
st "filter_coeff_addr_o : (2:0)"
ju 2
blo "213500,244800"
)
)
)
*900 (CptPort
uid 49579,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49580,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,252625,185000,253375"
)
n "filter_coeff_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 11
r 17
tg (CPTG
uid 49581,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49582,0
va (VaSet
)
xt "185500,252500,194800,253500"
st "filter_coeff_dat_i : (31:0)"
blo "185500,253300"
)
)
)
*901 (CptPort
uid 49583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49584,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,254125,185000,254875"
)
n "filtered_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 12
r 18
tg (CPTG
uid 49585,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49586,0
va (VaSet
)
xt "185500,254000,193700,255000"
st "filtered_addr_i : (5:0)"
blo "185500,254800"
)
)
)
*902 (CptPort
uid 49587,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49588,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,245625,214750,246375"
)
n "filtered_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 32
r 19
tg (CPTG
uid 49589,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49590,0
va (VaSet
)
xt "205200,245500,213500,246500"
st "filtered_dat_o : (31:0)"
ju 2
blo "213500,246300"
)
)
)
*903 (CptPort
uid 49591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49592,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,255625,185000,256375"
)
n "fsfb_addr_i"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 13
r 20
tg (CPTG
uid 49593,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49594,0
va (VaSet
)
xt "185500,255500,192200,256500"
st "fsfb_addr_i : (5:0)"
blo "185500,256300"
)
)
)
*904 (CptPort
uid 49595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49596,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,247125,214750,247875"
)
n "fsfb_dat_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
m 1
o 33
r 21
tg (CPTG
uid 49597,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49598,0
va (VaSet
)
xt "206700,247000,213500,248000"
st "fsfb_dat_o : (31:0)"
ju 2
blo "213500,247800"
)
)
)
*905 (CptPort
uid 49599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49600,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,248625,214750,249375"
)
n "i_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 34
r 22
tg (CPTG
uid 49601,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49602,0
va (VaSet
)
xt "207600,248500,213500,249500"
st "i_addr_o : (5:0)"
ju 2
blo "213500,249300"
)
)
)
*906 (CptPort
uid 49603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49604,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,257625,185000,258375"
)
n "i_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 14
r 23
tg (CPTG
uid 49605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49606,0
va (VaSet
)
xt "185500,257500,191100,258500"
st "i_dat_i : (31:0)"
blo "185500,258300"
)
)
)
*907 (CptPort
uid 49607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,250125,214750,250875"
)
n "offset_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 35
r 24
tg (CPTG
uid 49609,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49610,0
va (VaSet
)
xt "204500,250000,213500,251000"
st "offset_dac_spi_o : (2:0)"
ju 2
blo "213500,250800"
)
)
)
*908 (CptPort
uid 49611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,259125,185000,259875"
)
n "offset_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 15
r 25
tg (CPTG
uid 49613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49614,0
va (VaSet
)
xt "185500,259000,193100,260000"
st "offset_dat_i : (31:0)"
blo "185500,259800"
)
)
)
*909 (CptPort
uid 49615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,251625,214750,252375"
)
n "p_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 36
r 26
tg (CPTG
uid 49617,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49618,0
va (VaSet
)
xt "207400,251500,213500,252500"
st "p_addr_o : (5:0)"
ju 2
blo "213500,252300"
)
)
)
*910 (CptPort
uid 49619,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49620,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,260625,185000,261375"
)
n "p_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 16
r 27
tg (CPTG
uid 49621,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49622,0
va (VaSet
)
xt "185500,260500,191300,261500"
st "p_dat_i : (31:0)"
blo "185500,261300"
)
)
)
*911 (CptPort
uid 49623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49624,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,262125,185000,262875"
)
n "ramp_amp_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 17
r 28
tg (CPTG
uid 49625,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49626,0
va (VaSet
)
xt "185500,262000,193000,263000"
st "ramp_amp_i : (13:0)"
blo "185500,262800"
)
)
)
*912 (CptPort
uid 49627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49628,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,253125,214750,253875"
)
n "raw_ack_o"
t "std_logic"
m 1
o 37
r 29
tg (CPTG
uid 49629,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49630,0
va (VaSet
)
xt "210000,253000,213500,254000"
st "raw_ack_o"
ju 2
blo "213500,253800"
)
)
)
*913 (CptPort
uid 49631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49632,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,264125,185000,264875"
)
n "raw_addr_i"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 18
r 30
tg (CPTG
uid 49633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49634,0
va (VaSet
)
xt "185500,264000,192600,265000"
st "raw_addr_i : (12:0)"
blo "185500,264800"
)
)
)
*914 (CptPort
uid 49635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49636,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,254625,214750,255375"
)
n "raw_dat_o"
t "std_logic_vector"
b "(13 DOWNTO 0)"
m 1
o 38
r 31
tg (CPTG
uid 49637,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49638,0
va (VaSet
)
xt "206700,254500,213500,255500"
st "raw_dat_o : (13:0)"
ju 2
blo "213500,255300"
)
)
)
*915 (CptPort
uid 49639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49640,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,265625,185000,266375"
)
n "raw_req_i"
t "std_logic"
o 19
r 32
tg (CPTG
uid 49641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49642,0
va (VaSet
)
xt "185500,265500,188900,266500"
st "raw_req_i"
blo "185500,266300"
)
)
)
*916 (CptPort
uid 49643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49644,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,267125,185000,267875"
)
n "restart_frame_i"
t "std_logic"
o 20
r 33
tg (CPTG
uid 49645,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49646,0
va (VaSet
)
xt "185500,267000,191400,268000"
st "restart_frame_i"
blo "185500,267800"
)
)
)
*917 (CptPort
uid 49647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49648,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,268625,185000,269375"
)
n "row_switch_i"
t "std_logic"
o 21
r 34
tg (CPTG
uid 49649,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49650,0
va (VaSet
)
xt "185500,268500,190600,269500"
st "row_switch_i"
blo "185500,269300"
)
)
)
*918 (CptPort
uid 49651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49652,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,270125,185000,270875"
)
n "rst_i"
t "std_logic"
o 22
r 35
tg (CPTG
uid 49653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49654,0
va (VaSet
)
xt "185500,270000,187000,271000"
st "rst_i"
blo "185500,270800"
)
)
)
*919 (CptPort
uid 49655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,256125,214750,256875"
)
n "sa_bias_dac_spi_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
m 1
o 39
r 36
tg (CPTG
uid 49657,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49658,0
va (VaSet
)
xt "203700,256000,213500,257000"
st "sa_bias_dac_spi_o : (2:0)"
ju 2
blo "213500,256800"
)
)
)
*920 (CptPort
uid 49659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,272125,185000,272875"
)
n "sa_bias_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 23
r 37
tg (CPTG
uid 49661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49662,0
va (VaSet
)
xt "185500,272000,193900,273000"
st "sa_bias_dat_i : (31:0)"
blo "185500,272800"
)
)
)
*921 (CptPort
uid 49663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49664,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,273625,185000,274375"
)
n "servo_mode_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
r 38
tg (CPTG
uid 49665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49666,0
va (VaSet
)
xt "185500,273500,193500,274500"
st "servo_mode_i : (1:0)"
blo "185500,274300"
)
)
)
*922 (CptPort
uid 49667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49668,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "214000,257625,214750,258375"
)
n "z_addr_o"
t "std_logic_vector"
b "(5 DOWNTO 0)"
m 1
o 40
r 39
tg (CPTG
uid 49669,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 49670,0
va (VaSet
)
xt "207400,257500,213500,258500"
st "z_addr_o : (5:0)"
ju 2
blo "213500,258300"
)
)
)
*923 (CptPort
uid 49671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,275125,185000,275875"
)
n "z_dat_i"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 25
r 40
tg (CPTG
uid 49673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49674,0
va (VaSet
)
xt "185500,275000,191300,276000"
st "z_dat_i : (31:0)"
blo "185500,275800"
)
)
)
*924 (CptPort
uid 49675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 49676,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "184250,276625,185000,277375"
)
n "ramp_step_size_i"
t "std_logic_vector"
b "(13 DOWNTO 0)"
o 41
r 41
tg (CPTG
uid 49677,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 49678,0
va (VaSet
)
xt "185500,276500,195200,277500"
st "ramp_step_size_i : (13:0)"
blo "185500,277300"
)
)
)
]
shape (Rectangle
uid 49680,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "185000,236000,214000,278000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 49681,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*925 (Text
uid 49682,0
va (VaSet
font "Arial,8,1"
)
xt "197400,263500,203100,264500"
st "readout_card"
blo "197400,264300"
)
*926 (Text
uid 49683,0
va (VaSet
font "Arial,8,1"
)
xt "197400,264500,203300,265500"
st "flux_loop_ctrl"
blo "197400,265300"
)
*927 (Text
uid 49684,0
va (VaSet
font "Arial,8,1"
)
xt "197400,265500,198000,266500"
st "I9"
blo "197400,266300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 49685,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 49686,0
text (MLText
uid 49687,0
va (VaSet
font "Courier New,8,0"
)
xt "170000,228500,170000,228500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*928 (Net
uid 50020,0
name "d_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 409
declText (MLText
uid 50021,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*929 (Net
uid 50028,0
name "d_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 410
declText (MLText
uid 50029,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*930 (Net
uid 50036,0
name "d_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 411
declText (MLText
uid 50037,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*931 (Net
uid 50044,0
name "d_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 412
declText (MLText
uid 50045,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*932 (Net
uid 50052,0
name "d_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 413
declText (MLText
uid 50053,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*933 (Net
uid 50060,0
name "d_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 414
declText (MLText
uid 50061,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*934 (Net
uid 50068,0
name "d_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 415
declText (MLText
uid 50069,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*935 (Net
uid 50076,0
name "d_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 416
declText (MLText
uid 50077,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*936 (Net
uid 50084,0
name "i_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 417
declText (MLText
uid 50085,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*937 (Net
uid 50092,0
name "i_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 418
declText (MLText
uid 50093,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*938 (Net
uid 50100,0
name "i_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 419
declText (MLText
uid 50101,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*939 (Net
uid 50108,0
name "i_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 420
declText (MLText
uid 50109,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*940 (Net
uid 50116,0
name "i_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 421
declText (MLText
uid 50117,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*941 (Net
uid 50124,0
name "i_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 422
declText (MLText
uid 50125,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*942 (Net
uid 50132,0
name "i_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 423
declText (MLText
uid 50133,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*943 (Net
uid 50140,0
name "i_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 424
declText (MLText
uid 50141,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*944 (Net
uid 50148,0
name "offset_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 425
declText (MLText
uid 50149,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*945 (Net
uid 50156,0
name "offset_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 426
declText (MLText
uid 50157,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*946 (Net
uid 50164,0
name "offset_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 427
declText (MLText
uid 50165,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*947 (Net
uid 50172,0
name "offset_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 428
declText (MLText
uid 50173,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*948 (Net
uid 50180,0
name "offset_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 429
declText (MLText
uid 50181,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*949 (Net
uid 50188,0
name "offset_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 430
declText (MLText
uid 50189,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*950 (Net
uid 50196,0
name "offset_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 431
declText (MLText
uid 50197,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*951 (Net
uid 50204,0
name "offset_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 432
declText (MLText
uid 50205,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*952 (Net
uid 50212,0
name "p_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 433
declText (MLText
uid 50213,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*953 (Net
uid 50220,0
name "p_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 434
declText (MLText
uid 50221,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*954 (Net
uid 50228,0
name "p_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 435
declText (MLText
uid 50229,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*955 (Net
uid 50236,0
name "p_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 436
declText (MLText
uid 50237,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*956 (Net
uid 50244,0
name "p_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 437
declText (MLText
uid 50245,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*957 (Net
uid 50252,0
name "p_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 438
declText (MLText
uid 50253,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*958 (Net
uid 50260,0
name "p_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 439
declText (MLText
uid 50261,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*959 (Net
uid 50268,0
name "p_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 440
declText (MLText
uid 50269,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*960 (Net
uid 50276,0
name "sa_bias_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 441
declText (MLText
uid 50277,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*961 (Net
uid 50284,0
name "sa_bias_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 442
declText (MLText
uid 50285,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*962 (Net
uid 50292,0
name "sa_bias_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 443
declText (MLText
uid 50293,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*963 (Net
uid 50300,0
name "sa_bias_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 444
declText (MLText
uid 50301,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*964 (Net
uid 50308,0
name "sa_bias_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 445
declText (MLText
uid 50309,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*965 (Net
uid 50316,0
name "sa_bias_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 446
declText (MLText
uid 50317,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*966 (Net
uid 50324,0
name "sa_bias_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 447
declText (MLText
uid 50325,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*967 (Net
uid 50332,0
name "sa_bias_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 448
declText (MLText
uid 50333,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*968 (Net
uid 50340,0
name "z_dat_ch1_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 449
declText (MLText
uid 50341,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*969 (Net
uid 50348,0
name "z_dat_ch2_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 450
declText (MLText
uid 50349,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*970 (Net
uid 50356,0
name "z_dat_ch3_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 451
declText (MLText
uid 50357,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*971 (Net
uid 50364,0
name "z_dat_ch4_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 452
declText (MLText
uid 50365,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*972 (Net
uid 50372,0
name "z_dat_ch5_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 453
declText (MLText
uid 50373,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*973 (Net
uid 50380,0
name "z_dat_ch6_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 454
declText (MLText
uid 50381,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*974 (Net
uid 50388,0
name "z_dat_ch7_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 455
declText (MLText
uid 50389,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*975 (Net
uid 50396,0
name "z_dat_ch8_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 456
declText (MLText
uid 50397,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*976 (Net
uid 50404,0
name "const_val_o"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 457
declText (MLText
uid 50405,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*977 (Net
uid 50412,0
name "filter_coeff_dat_o"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 458
declText (MLText
uid 50413,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*978 (Net
uid 50420,0
name "ramp_amp_o"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 459
declText (MLText
uid 50421,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*979 (Net
uid 50428,0
name "servo_mode_o"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 460
declText (MLText
uid 50429,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*980 (Net
uid 50436,0
name "ramp_step_size_o"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 461
declText (MLText
uid 50437,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*981 (Net
uid 50444,0
name "d_addr_ch1_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 462
declText (MLText
uid 50445,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*982 (Net
uid 50452,0
name "d_addr_ch2_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 463
declText (MLText
uid 50453,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*983 (Net
uid 50460,0
name "d_addr_ch3_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 464
declText (MLText
uid 50461,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*984 (Net
uid 50468,0
name "d_addr_ch4_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 465
declText (MLText
uid 50469,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*985 (Net
uid 50476,0
name "d_addr_ch5_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 466
declText (MLText
uid 50477,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*986 (Net
uid 50484,0
name "d_addr_ch6_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 467
declText (MLText
uid 50485,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*987 (Net
uid 50492,0
name "d_addr_ch7_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 468
declText (MLText
uid 50493,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*988 (Net
uid 50500,0
name "d_addr_ch8_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 469
declText (MLText
uid 50501,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*989 (Net
uid 50508,0
name "i_addr_ch1_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 470
declText (MLText
uid 50509,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*990 (Net
uid 50516,0
name "i_addr_ch2_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 471
declText (MLText
uid 50517,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*991 (Net
uid 50524,0
name "i_addr_ch3_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 472
declText (MLText
uid 50525,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*992 (Net
uid 50532,0
name "i_addr_ch4_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 473
declText (MLText
uid 50533,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*993 (Net
uid 50540,0
name "i_addr_ch5_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 474
declText (MLText
uid 50541,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*994 (Net
uid 50548,0
name "i_addr_ch6_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 475
declText (MLText
uid 50549,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*995 (Net
uid 50556,0
name "i_addr_ch7_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 476
declText (MLText
uid 50557,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*996 (Net
uid 50564,0
name "i_addr_ch8_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 477
declText (MLText
uid 50565,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*997 (Net
uid 50572,0
name "p_addr_ch1_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 478
declText (MLText
uid 50573,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*998 (Net
uid 50580,0
name "p_addr_ch2_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 479
declText (MLText
uid 50581,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*999 (Net
uid 50588,0
name "p_addr_ch3_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 480
declText (MLText
uid 50589,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1000 (Net
uid 50596,0
name "p_addr_ch4_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 481
declText (MLText
uid 50597,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1001 (Net
uid 50604,0
name "p_addr_ch5_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 482
declText (MLText
uid 50605,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1002 (Net
uid 50612,0
name "p_addr_ch6_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 483
declText (MLText
uid 50613,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1003 (Net
uid 50620,0
name "p_addr_ch7_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 484
declText (MLText
uid 50621,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1004 (Net
uid 50628,0
name "p_addr_ch8_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 485
declText (MLText
uid 50629,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1005 (Net
uid 50636,0
name "z_addr_ch1_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 486
declText (MLText
uid 50637,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1006 (Net
uid 50644,0
name "z_addr_ch2_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 487
declText (MLText
uid 50645,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1007 (Net
uid 50652,0
name "z_addr_ch3_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 488
declText (MLText
uid 50653,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1008 (Net
uid 50660,0
name "z_addr_ch4_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 489
declText (MLText
uid 50661,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1009 (Net
uid 50668,0
name "z_addr_ch5_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 490
declText (MLText
uid 50669,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1010 (Net
uid 50676,0
name "z_addr_ch6_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 491
declText (MLText
uid 50677,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1011 (Net
uid 50684,0
name "z_addr_ch7_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 492
declText (MLText
uid 50685,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1012 (Net
uid 50692,0
name "z_addr_ch8_i"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 493
declText (MLText
uid 50693,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1013 (Net
uid 50700,0
name "filter_coeff_addr_i"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 494
declText (MLText
uid 50701,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1014 (Net
uid 51417,0
name "adc_clk_o8"
type "std_logic"
orderNo 495
declText (MLText
uid 51418,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1015 (Net
uid 51425,0
name "coadded_dat_o8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 496
declText (MLText
uid 51426,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1016 (Net
uid 51433,0
name "d_addr_o8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 497
declText (MLText
uid 51434,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1017 (Net
uid 51441,0
name "dac_clk_o8"
type "std_logic"
orderNo 498
declText (MLText
uid 51442,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1018 (Net
uid 51449,0
name "dac_dat_o8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 499
declText (MLText
uid 51450,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1019 (Net
uid 51457,0
name "filter_coeff_addr_o8"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 500
declText (MLText
uid 51458,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1020 (Net
uid 51465,0
name "filtered_dat_o8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 501
declText (MLText
uid 51466,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1021 (Net
uid 51473,0
name "fsfb_dat_o8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 502
declText (MLText
uid 51474,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1022 (Net
uid 51481,0
name "i_addr_o8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 503
declText (MLText
uid 51482,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1023 (Net
uid 51489,0
name "offset_dac_spi_o8"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 504
declText (MLText
uid 51490,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1024 (Net
uid 51497,0
name "p_addr_o8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 505
declText (MLText
uid 51498,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1025 (Net
uid 51505,0
name "raw_ack_o8"
type "std_logic"
orderNo 506
declText (MLText
uid 51506,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1026 (Net
uid 51513,0
name "raw_dat_o8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 507
declText (MLText
uid 51514,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1027 (Net
uid 51521,0
name "sa_bias_dac_spi_o8"
type "std_logic_vector"
bounds "(2 DOWNTO 0)"
orderNo 508
declText (MLText
uid 51522,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1028 (Net
uid 51529,0
name "z_addr_o8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 509
declText (MLText
uid 51530,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1029 (Net
uid 51537,0
name "adc_coadd_en_i8"
type "std_logic"
orderNo 510
declText (MLText
uid 51538,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1030 (Net
uid 51545,0
name "adc_dat_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 511
declText (MLText
uid 51546,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1031 (Net
uid 51553,0
name "adc_ovr_i8"
type "std_logic"
orderNo 512
declText (MLText
uid 51554,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1032 (Net
uid 51561,0
name "adc_rdy_i8"
type "std_logic"
orderNo 513
declText (MLText
uid 51562,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1033 (Net
uid 51569,0
name "clk_200_i8"
type "std_logic"
orderNo 514
declText (MLText
uid 51570,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1034 (Net
uid 51577,0
name "clk_50_i8"
type "std_logic"
orderNo 515
declText (MLText
uid 51578,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1035 (Net
uid 51585,0
name "coadded_addr_i8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 516
declText (MLText
uid 51586,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1036 (Net
uid 51593,0
name "const_val_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 517
declText (MLText
uid 51594,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1037 (Net
uid 51601,0
name "d_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 518
declText (MLText
uid 51602,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1038 (Net
uid 51609,0
name "dac_dat_en_i8"
type "std_logic"
orderNo 519
declText (MLText
uid 51610,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1039 (Net
uid 51617,0
name "filter_coeff_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 520
declText (MLText
uid 51618,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1040 (Net
uid 51625,0
name "filtered_addr_i8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 521
declText (MLText
uid 51626,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1041 (Net
uid 51633,0
name "fsfb_addr_i8"
type "std_logic_vector"
bounds "(5 DOWNTO 0)"
orderNo 522
declText (MLText
uid 51634,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1042 (Net
uid 51641,0
name "i_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 523
declText (MLText
uid 51642,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1043 (Net
uid 51649,0
name "offset_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 524
declText (MLText
uid 51650,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1044 (Net
uid 51657,0
name "p_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 525
declText (MLText
uid 51658,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1045 (Net
uid 51665,0
name "ramp_amp_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 526
declText (MLText
uid 51666,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1046 (Net
uid 51673,0
name "raw_addr_i8"
type "std_logic_vector"
bounds "(12 DOWNTO 0)"
orderNo 527
declText (MLText
uid 51674,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1047 (Net
uid 51681,0
name "raw_req_i8"
type "std_logic"
orderNo 528
declText (MLText
uid 51682,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1048 (Net
uid 51689,0
name "restart_frame_i8"
type "std_logic"
orderNo 529
declText (MLText
uid 51690,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1049 (Net
uid 51697,0
name "row_switch_i8"
type "std_logic"
orderNo 530
declText (MLText
uid 51698,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1050 (Net
uid 51705,0
name "rst_i8"
type "std_logic"
orderNo 531
declText (MLText
uid 51706,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1051 (Net
uid 51713,0
name "sa_bias_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 532
declText (MLText
uid 51714,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1052 (Net
uid 51721,0
name "servo_mode_i8"
type "std_logic_vector"
bounds "(1 DOWNTO 0)"
orderNo 533
declText (MLText
uid 51722,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1053 (Net
uid 51729,0
name "z_dat_i8"
type "std_logic_vector"
bounds "(31 DOWNTO 0)"
orderNo 534
declText (MLText
uid 51730,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1054 (Net
uid 51737,0
name "ramp_step_size_i8"
type "std_logic_vector"
bounds "(13 DOWNTO 0)"
orderNo 535
declText (MLText
uid 51738,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1055 (Net
uid 51925,0
name "dac_dat_en_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51926,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1056 (Net
uid 51929,0
name "adc_coadd_en_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51930,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1057 (Net
uid 51933,0
name "restart_frame_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51934,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1058 (Net
uid 51937,0
name "row_switch_o"
type "std_logic"
orderNo 502
declText (MLText
uid 51938,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1059 (Net
uid 51972,0
name "rst_i"
type "std_logic"
orderNo 502
declText (MLText
uid 51973,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1060 (Net
uid 51994,0
name "clk_i"
type "std_logic"
orderNo 503
declText (MLText
uid 51995,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1061 (GlobalConnector
uid 52008,0
shape (Circle
uid 52009,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "100500,9000,102500,11000"
radius 1000
)
name (Text
uid 52010,0
va (VaSet
)
xt "101100,9350,101900,10650"
st "G"
blo "101100,10350"
)
)
*1062 (GlobalConnector
uid 52011,0
shape (Circle
uid 52012,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "100500,14000,102500,16000"
radius 1000
)
name (Text
uid 52013,0
va (VaSet
)
xt "101100,14350,101900,15650"
st "G"
blo "101100,15350"
)
)
*1063 (GlobalConnector
uid 52014,0
shape (Circle
uid 52015,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "101000,19000,103000,21000"
radius 1000
)
name (Text
uid 52016,0
va (VaSet
)
xt "101600,19350,102400,20650"
st "G"
blo "101600,20350"
)
)
*1064 (PortIoIn
uid 52023,0
shape (CompositeShape
uid 52024,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52025,0
sl 0
ro 270
xt "91500,9625,93000,10375"
)
(Line
uid 52026,0
sl 0
ro 270
xt "93000,10000,93500,10000"
pts [
"93000,10000"
"93500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 52027,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52028,0
va (VaSet
)
xt "89500,9500,91000,10500"
st "rst_i"
ju 2
blo "91000,10300"
tm "WireNameMgr"
)
)
)
*1065 (PortIoIn
uid 52059,0
shape (CompositeShape
uid 52060,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52061,0
sl 0
ro 270
xt "91500,14625,93000,15375"
)
(Line
uid 52062,0
sl 0
ro 270
xt "93000,15000,93500,15000"
pts [
"93000,15000"
"93500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 52063,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52064,0
va (VaSet
)
xt "89500,14500,91000,15500"
st "clk_i"
ju 2
blo "91000,15300"
tm "WireNameMgr"
)
)
)
*1066 (PortIoIn
uid 52071,0
shape (CompositeShape
uid 52072,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52073,0
sl 0
ro 270
xt "91000,19625,92500,20375"
)
(Line
uid 52074,0
sl 0
ro 270
xt "92500,20000,93000,20000"
pts [
"92500,20000"
"93000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 52075,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52076,0
va (VaSet
)
xt "87000,19500,90500,20500"
st "mem_clk_i"
ju 2
blo "90500,20300"
tm "WireNameMgr"
)
)
)
*1067 (Net
uid 52077,0
name "mem_clk_i"
type "std_logic"
orderNo 503
declText (MLText
uid 52078,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1068 (Net
uid 52087,0
name "clk_200_i"
type "std_logic"
orderNo 502
declText (MLText
uid 52088,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
)
)
*1069 (Wire
uid 39723,0
shape (OrthoPolyLine
uid 39724,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,93000,142500,93000"
pts [
"131250,93000"
"142500,93000"
]
)
start &28
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39728,0
va (VaSet
)
xt "132000,92000,142500,93000"
st "coadded_addr_ch1_o : (5:0)"
blo "132000,92800"
tm "WireNameMgr"
)
)
on &201
)
*1070 (Wire
uid 39731,0
shape (OrthoPolyLine
uid 39732,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,94500,142500,94500"
pts [
"131250,94500"
"142500,94500"
]
)
start &29
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39736,0
va (VaSet
)
xt "132000,93500,142500,94500"
st "coadded_addr_ch2_o : (5:0)"
blo "132000,94300"
tm "WireNameMgr"
)
)
on &202
)
*1071 (Wire
uid 39739,0
shape (OrthoPolyLine
uid 39740,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,96500,142500,96500"
pts [
"131250,96500"
"142500,96500"
]
)
start &30
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39744,0
va (VaSet
)
xt "132000,95500,142500,96500"
st "coadded_addr_ch3_o : (5:0)"
blo "132000,96300"
tm "WireNameMgr"
)
)
on &203
)
*1072 (Wire
uid 39747,0
shape (OrthoPolyLine
uid 39748,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,98000,142500,98000"
pts [
"131250,98000"
"142500,98000"
]
)
start &31
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39752,0
va (VaSet
)
xt "132000,97000,142500,98000"
st "coadded_addr_ch4_o : (5:0)"
blo "132000,97800"
tm "WireNameMgr"
)
)
on &204
)
*1073 (Wire
uid 39755,0
shape (OrthoPolyLine
uid 39756,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,100000,142500,100000"
pts [
"131250,100000"
"142500,100000"
]
)
start &32
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39760,0
va (VaSet
)
xt "132000,99000,142500,100000"
st "coadded_addr_ch5_o : (5:0)"
blo "132000,99800"
tm "WireNameMgr"
)
)
on &205
)
*1074 (Wire
uid 39763,0
shape (OrthoPolyLine
uid 39764,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,101500,142500,101500"
pts [
"131250,101500"
"142500,101500"
]
)
start &33
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39768,0
va (VaSet
)
xt "132000,100500,142500,101500"
st "coadded_addr_ch6_o : (5:0)"
blo "132000,101300"
tm "WireNameMgr"
)
)
on &206
)
*1075 (Wire
uid 39771,0
shape (OrthoPolyLine
uid 39772,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,103000,142500,103000"
pts [
"131250,103000"
"142500,103000"
]
)
start &34
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39776,0
va (VaSet
)
xt "132000,102000,142500,103000"
st "coadded_addr_ch7_o : (5:0)"
blo "132000,102800"
tm "WireNameMgr"
)
)
on &207
)
*1076 (Wire
uid 39779,0
shape (OrthoPolyLine
uid 39780,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,105000,142500,105000"
pts [
"131250,105000"
"142500,105000"
]
)
start &35
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39784,0
va (VaSet
)
xt "132000,104000,142500,105000"
st "coadded_addr_ch8_o : (5:0)"
blo "132000,104800"
tm "WireNameMgr"
)
)
on &208
)
*1077 (Wire
uid 39787,0
shape (OrthoPolyLine
uid 39788,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,106500,142500,106500"
pts [
"131250,106500"
"142500,106500"
]
)
start &44
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39792,0
va (VaSet
)
xt "132000,105500,142000,106500"
st "filtered_addr_ch1_o : (5:0)"
blo "132000,106300"
tm "WireNameMgr"
)
)
on &209
)
*1078 (Wire
uid 39795,0
shape (OrthoPolyLine
uid 39796,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,108500,142500,108500"
pts [
"131250,108500"
"142500,108500"
]
)
start &45
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39800,0
va (VaSet
)
xt "132000,107500,142000,108500"
st "filtered_addr_ch2_o : (5:0)"
blo "132000,108300"
tm "WireNameMgr"
)
)
on &210
)
*1079 (Wire
uid 39803,0
shape (OrthoPolyLine
uid 39804,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,110000,142500,110000"
pts [
"131250,110000"
"142500,110000"
]
)
start &46
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39808,0
va (VaSet
)
xt "132000,109000,142000,110000"
st "filtered_addr_ch3_o : (5:0)"
blo "132000,109800"
tm "WireNameMgr"
)
)
on &211
)
*1080 (Wire
uid 39811,0
shape (OrthoPolyLine
uid 39812,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,112000,142500,112000"
pts [
"131250,112000"
"142500,112000"
]
)
start &47
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39816,0
va (VaSet
)
xt "132000,111000,142000,112000"
st "filtered_addr_ch4_o : (5:0)"
blo "132000,111800"
tm "WireNameMgr"
)
)
on &212
)
*1081 (Wire
uid 39819,0
shape (OrthoPolyLine
uid 39820,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,113500,142500,113500"
pts [
"131250,113500"
"142500,113500"
]
)
start &48
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39824,0
va (VaSet
)
xt "132000,112500,142000,113500"
st "filtered_addr_ch5_o : (5:0)"
blo "132000,113300"
tm "WireNameMgr"
)
)
on &213
)
*1082 (Wire
uid 39827,0
shape (OrthoPolyLine
uid 39828,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,115500,142500,115500"
pts [
"131250,115500"
"142500,115500"
]
)
start &49
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39832,0
va (VaSet
)
xt "132000,114500,142000,115500"
st "filtered_addr_ch6_o : (5:0)"
blo "132000,115300"
tm "WireNameMgr"
)
)
on &214
)
*1083 (Wire
uid 39835,0
shape (OrthoPolyLine
uid 39836,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,117000,142500,117000"
pts [
"131250,117000"
"142500,117000"
]
)
start &50
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39840,0
va (VaSet
)
xt "132000,116000,142000,117000"
st "filtered_addr_ch7_o : (5:0)"
blo "132000,116800"
tm "WireNameMgr"
)
)
on &215
)
*1084 (Wire
uid 39843,0
shape (OrthoPolyLine
uid 39844,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,118500,142500,118500"
pts [
"131250,118500"
"142500,118500"
]
)
start &51
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39848,0
va (VaSet
)
xt "132000,117500,142000,118500"
st "filtered_addr_ch8_o : (5:0)"
blo "132000,118300"
tm "WireNameMgr"
)
)
on &216
)
*1085 (Wire
uid 39851,0
shape (OrthoPolyLine
uid 39852,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,120500,142500,120500"
pts [
"131250,120500"
"142500,120500"
]
)
start &60
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39856,0
va (VaSet
)
xt "132000,119500,140900,120500"
st "fsfb_addr_ch1_o : (5:0)"
blo "132000,120300"
tm "WireNameMgr"
)
)
on &217
)
*1086 (Wire
uid 39859,0
shape (OrthoPolyLine
uid 39860,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,122000,142500,122000"
pts [
"131250,122000"
"142500,122000"
]
)
start &61
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39864,0
va (VaSet
)
xt "132000,121000,140900,122000"
st "fsfb_addr_ch2_o : (5:0)"
blo "132000,121800"
tm "WireNameMgr"
)
)
on &218
)
*1087 (Wire
uid 39867,0
shape (OrthoPolyLine
uid 39868,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,124000,142500,124000"
pts [
"131250,124000"
"142500,124000"
]
)
start &62
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39872,0
va (VaSet
)
xt "132000,123000,140900,124000"
st "fsfb_addr_ch3_o : (5:0)"
blo "132000,123800"
tm "WireNameMgr"
)
)
on &219
)
*1088 (Wire
uid 39875,0
shape (OrthoPolyLine
uid 39876,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,125500,142500,125500"
pts [
"131250,125500"
"142500,125500"
]
)
start &63
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39880,0
va (VaSet
)
xt "132000,124500,140900,125500"
st "fsfb_addr_ch4_o : (5:0)"
blo "132000,125300"
tm "WireNameMgr"
)
)
on &220
)
*1089 (Wire
uid 39883,0
shape (OrthoPolyLine
uid 39884,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,127500,142500,127500"
pts [
"131250,127500"
"142500,127500"
]
)
start &64
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39888,0
va (VaSet
)
xt "132000,126500,140900,127500"
st "fsfb_addr_ch5_o : (5:0)"
blo "132000,127300"
tm "WireNameMgr"
)
)
on &221
)
*1090 (Wire
uid 39891,0
shape (OrthoPolyLine
uid 39892,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,129000,142500,129000"
pts [
"131250,129000"
"142500,129000"
]
)
start &65
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39896,0
va (VaSet
)
xt "132000,128000,140900,129000"
st "fsfb_addr_ch6_o : (5:0)"
blo "132000,128800"
tm "WireNameMgr"
)
)
on &222
)
*1091 (Wire
uid 39899,0
shape (OrthoPolyLine
uid 39900,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,131000,142500,131000"
pts [
"131250,131000"
"142500,131000"
]
)
start &66
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39904,0
va (VaSet
)
xt "132000,130000,140900,131000"
st "fsfb_addr_ch7_o : (5:0)"
blo "132000,130800"
tm "WireNameMgr"
)
)
on &223
)
*1092 (Wire
uid 39907,0
shape (OrthoPolyLine
uid 39908,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,132500,142500,132500"
pts [
"131250,132500"
"142500,132500"
]
)
start &67
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39912,0
va (VaSet
)
xt "132000,131500,140900,132500"
st "fsfb_addr_ch8_o : (5:0)"
blo "132000,132300"
tm "WireNameMgr"
)
)
on &224
)
*1093 (Wire
uid 39915,0
shape (OrthoPolyLine
uid 39916,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,134500,142500,134500"
pts [
"131250,134500"
"142500,134500"
]
)
start &84
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39920,0
va (VaSet
)
xt "132000,133500,141300,134500"
st "raw_addr_ch1_o : (12:0)"
blo "132000,134300"
tm "WireNameMgr"
)
)
on &225
)
*1094 (Wire
uid 39923,0
shape (OrthoPolyLine
uid 39924,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,136000,142500,136000"
pts [
"131250,136000"
"142500,136000"
]
)
start &85
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39928,0
va (VaSet
)
xt "132000,135000,141300,136000"
st "raw_addr_ch2_o : (12:0)"
blo "132000,135800"
tm "WireNameMgr"
)
)
on &226
)
*1095 (Wire
uid 39931,0
shape (OrthoPolyLine
uid 39932,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,137500,142500,137500"
pts [
"131250,137500"
"142500,137500"
]
)
start &86
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39936,0
va (VaSet
)
xt "132000,136500,141300,137500"
st "raw_addr_ch3_o : (12:0)"
blo "132000,137300"
tm "WireNameMgr"
)
)
on &227
)
*1096 (Wire
uid 39939,0
shape (OrthoPolyLine
uid 39940,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,139500,142500,139500"
pts [
"131250,139500"
"142500,139500"
]
)
start &87
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39944,0
va (VaSet
)
xt "132000,138500,141300,139500"
st "raw_addr_ch4_o : (12:0)"
blo "132000,139300"
tm "WireNameMgr"
)
)
on &228
)
*1097 (Wire
uid 39947,0
shape (OrthoPolyLine
uid 39948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,141000,142500,141000"
pts [
"131250,141000"
"142500,141000"
]
)
start &88
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39952,0
va (VaSet
)
xt "132000,140000,141300,141000"
st "raw_addr_ch5_o : (12:0)"
blo "132000,140800"
tm "WireNameMgr"
)
)
on &229
)
*1098 (Wire
uid 39955,0
shape (OrthoPolyLine
uid 39956,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,143000,142500,143000"
pts [
"131250,143000"
"142500,143000"
]
)
start &89
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39960,0
va (VaSet
)
xt "132000,142000,141300,143000"
st "raw_addr_ch6_o : (12:0)"
blo "132000,142800"
tm "WireNameMgr"
)
)
on &230
)
*1099 (Wire
uid 39963,0
shape (OrthoPolyLine
uid 39964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,144500,142500,144500"
pts [
"131250,144500"
"142500,144500"
]
)
start &90
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39968,0
va (VaSet
)
xt "132000,143500,141300,144500"
st "raw_addr_ch7_o : (12:0)"
blo "132000,144300"
tm "WireNameMgr"
)
)
on &231
)
*1100 (Wire
uid 39971,0
shape (OrthoPolyLine
uid 39972,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131250,146500,142500,146500"
pts [
"131250,146500"
"142500,146500"
]
)
start &91
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 39975,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39976,0
va (VaSet
)
xt "132000,145500,141300,146500"
st "raw_addr_ch8_o : (12:0)"
blo "132000,146300"
tm "WireNameMgr"
)
)
on &232
)
*1101 (Wire
uid 39979,0
shape (OrthoPolyLine
uid 39980,0
va (VaSet
vasetType 3
)
xt "131250,148000,142500,148000"
pts [
"131250,148000"
"142500,148000"
]
)
start &100
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 39983,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39984,0
va (VaSet
)
xt "132000,147000,138000,148000"
st "raw_req_ch1_o"
blo "132000,147800"
tm "WireNameMgr"
)
)
on &233
)
*1102 (Wire
uid 39987,0
shape (OrthoPolyLine
uid 39988,0
va (VaSet
vasetType 3
)
xt "131250,150000,142500,150000"
pts [
"131250,150000"
"142500,150000"
]
)
start &101
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 39991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 39992,0
va (VaSet
)
xt "132000,149000,138000,150000"
st "raw_req_ch2_o"
blo "132000,149800"
tm "WireNameMgr"
)
)
on &234
)
*1103 (Wire
uid 39995,0
shape (OrthoPolyLine
uid 39996,0
va (VaSet
vasetType 3
)
xt "131250,151500,142500,151500"
pts [
"131250,151500"
"142500,151500"
]
)
start &102
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 39999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40000,0
va (VaSet
)
xt "132000,150500,138000,151500"
st "raw_req_ch3_o"
blo "132000,151300"
tm "WireNameMgr"
)
)
on &235
)
*1104 (Wire
uid 40003,0
shape (OrthoPolyLine
uid 40004,0
va (VaSet
vasetType 3
)
xt "131250,153000,142500,153000"
pts [
"131250,153000"
"142500,153000"
]
)
start &103
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40008,0
va (VaSet
)
xt "132000,152000,138000,153000"
st "raw_req_ch4_o"
blo "132000,152800"
tm "WireNameMgr"
)
)
on &236
)
*1105 (Wire
uid 40011,0
shape (OrthoPolyLine
uid 40012,0
va (VaSet
vasetType 3
)
xt "131250,155000,142500,155000"
pts [
"131250,155000"
"142500,155000"
]
)
start &104
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40016,0
va (VaSet
)
xt "132000,154000,138000,155000"
st "raw_req_ch5_o"
blo "132000,154800"
tm "WireNameMgr"
)
)
on &237
)
*1106 (Wire
uid 40019,0
shape (OrthoPolyLine
uid 40020,0
va (VaSet
vasetType 3
)
xt "131250,156500,142500,156500"
pts [
"131250,156500"
"142500,156500"
]
)
start &105
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40024,0
va (VaSet
)
xt "132000,155500,138000,156500"
st "raw_req_ch6_o"
blo "132000,156300"
tm "WireNameMgr"
)
)
on &238
)
*1107 (Wire
uid 40027,0
shape (OrthoPolyLine
uid 40028,0
va (VaSet
vasetType 3
)
xt "131250,158500,142500,158500"
pts [
"131250,158500"
"142500,158500"
]
)
start &106
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40032,0
va (VaSet
)
xt "132000,157500,138000,158500"
st "raw_req_ch7_o"
blo "132000,158300"
tm "WireNameMgr"
)
)
on &239
)
*1108 (Wire
uid 40035,0
shape (OrthoPolyLine
uid 40036,0
va (VaSet
vasetType 3
)
xt "131250,160000,142500,160000"
pts [
"131250,160000"
"142500,160000"
]
)
start &107
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 40039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40040,0
va (VaSet
)
xt "132000,159000,138000,160000"
st "raw_req_ch8_o"
blo "132000,159800"
tm "WireNameMgr"
)
)
on &240
)
*1109 (Wire
uid 40043,0
shape (OrthoPolyLine
uid 40044,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,93000,95250,93000"
pts [
"84500,93000"
"95250,93000"
]
)
end &36
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40048,0
va (VaSet
)
xt "85000,92000,95200,93000"
st "coadded_dat_ch1_i : (31:0)"
blo "85000,92800"
tm "WireNameMgr"
)
)
on &241
)
*1110 (Wire
uid 40051,0
shape (OrthoPolyLine
uid 40052,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,94500,95250,94500"
pts [
"84500,94500"
"95250,94500"
]
)
end &37
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40056,0
va (VaSet
)
xt "85000,93500,95200,94500"
st "coadded_dat_ch2_i : (31:0)"
blo "85000,94300"
tm "WireNameMgr"
)
)
on &242
)
*1111 (Wire
uid 40059,0
shape (OrthoPolyLine
uid 40060,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,96500,95250,96500"
pts [
"84500,96500"
"95250,96500"
]
)
end &38
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40064,0
va (VaSet
)
xt "85000,95500,95200,96500"
st "coadded_dat_ch3_i : (31:0)"
blo "85000,96300"
tm "WireNameMgr"
)
)
on &243
)
*1112 (Wire
uid 40067,0
shape (OrthoPolyLine
uid 40068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,98000,95250,98000"
pts [
"84500,98000"
"95250,98000"
]
)
end &39
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40072,0
va (VaSet
)
xt "85000,97000,95200,98000"
st "coadded_dat_ch4_i : (31:0)"
blo "85000,97800"
tm "WireNameMgr"
)
)
on &244
)
*1113 (Wire
uid 40075,0
shape (OrthoPolyLine
uid 40076,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,100000,95250,100000"
pts [
"84500,100000"
"95250,100000"
]
)
end &40
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40079,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40080,0
va (VaSet
)
xt "85000,99000,95200,100000"
st "coadded_dat_ch5_i : (31:0)"
blo "85000,99800"
tm "WireNameMgr"
)
)
on &245
)
*1114 (Wire
uid 40083,0
shape (OrthoPolyLine
uid 40084,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,101500,95250,101500"
pts [
"84500,101500"
"95250,101500"
]
)
end &41
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40088,0
va (VaSet
)
xt "85000,100500,95200,101500"
st "coadded_dat_ch6_i : (31:0)"
blo "85000,101300"
tm "WireNameMgr"
)
)
on &246
)
*1115 (Wire
uid 40091,0
shape (OrthoPolyLine
uid 40092,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,103000,95250,103000"
pts [
"84500,103000"
"95250,103000"
]
)
end &42
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40096,0
va (VaSet
)
xt "85000,102000,95200,103000"
st "coadded_dat_ch7_i : (31:0)"
blo "85000,102800"
tm "WireNameMgr"
)
)
on &247
)
*1116 (Wire
uid 40099,0
shape (OrthoPolyLine
uid 40100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,105000,95250,105000"
pts [
"84500,105000"
"95250,105000"
]
)
end &43
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40104,0
va (VaSet
)
xt "85000,104000,95200,105000"
st "coadded_dat_ch8_i : (31:0)"
blo "85000,104800"
tm "WireNameMgr"
)
)
on &248
)
*1117 (Wire
uid 40107,0
shape (OrthoPolyLine
uid 40108,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,106500,95250,106500"
pts [
"84500,106500"
"95250,106500"
]
)
end &52
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40112,0
va (VaSet
)
xt "85000,105500,94700,106500"
st "filtered_dat_ch1_i : (31:0)"
blo "85000,106300"
tm "WireNameMgr"
)
)
on &249
)
*1118 (Wire
uid 40115,0
shape (OrthoPolyLine
uid 40116,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,108500,95250,108500"
pts [
"84500,108500"
"95250,108500"
]
)
end &53
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40120,0
va (VaSet
)
xt "85000,107500,94700,108500"
st "filtered_dat_ch2_i : (31:0)"
blo "85000,108300"
tm "WireNameMgr"
)
)
on &250
)
*1119 (Wire
uid 40123,0
shape (OrthoPolyLine
uid 40124,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,110000,95250,110000"
pts [
"84500,110000"
"95250,110000"
]
)
end &54
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40128,0
va (VaSet
)
xt "85000,109000,94700,110000"
st "filtered_dat_ch3_i : (31:0)"
blo "85000,109800"
tm "WireNameMgr"
)
)
on &251
)
*1120 (Wire
uid 40131,0
shape (OrthoPolyLine
uid 40132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,112000,95250,112000"
pts [
"84500,112000"
"95250,112000"
]
)
end &55
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40136,0
va (VaSet
)
xt "85000,111000,94700,112000"
st "filtered_dat_ch4_i : (31:0)"
blo "85000,111800"
tm "WireNameMgr"
)
)
on &252
)
*1121 (Wire
uid 40139,0
shape (OrthoPolyLine
uid 40140,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,113500,95250,113500"
pts [
"84500,113500"
"95250,113500"
]
)
end &56
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40144,0
va (VaSet
)
xt "85000,112500,94700,113500"
st "filtered_dat_ch5_i : (31:0)"
blo "85000,113300"
tm "WireNameMgr"
)
)
on &253
)
*1122 (Wire
uid 40147,0
shape (OrthoPolyLine
uid 40148,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,115500,95250,115500"
pts [
"84500,115500"
"95250,115500"
]
)
end &57
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40152,0
va (VaSet
)
xt "85000,114500,94700,115500"
st "filtered_dat_ch6_i : (31:0)"
blo "85000,115300"
tm "WireNameMgr"
)
)
on &254
)
*1123 (Wire
uid 40155,0
shape (OrthoPolyLine
uid 40156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,117000,95250,117000"
pts [
"84500,117000"
"95250,117000"
]
)
end &58
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40160,0
va (VaSet
)
xt "85000,116000,94700,117000"
st "filtered_dat_ch7_i : (31:0)"
blo "85000,116800"
tm "WireNameMgr"
)
)
on &255
)
*1124 (Wire
uid 40163,0
shape (OrthoPolyLine
uid 40164,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,118500,95250,118500"
pts [
"84500,118500"
"95250,118500"
]
)
end &59
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40168,0
va (VaSet
)
xt "85000,117500,94700,118500"
st "filtered_dat_ch8_i : (31:0)"
blo "85000,118300"
tm "WireNameMgr"
)
)
on &256
)
*1125 (Wire
uid 40171,0
shape (OrthoPolyLine
uid 40172,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,120500,95250,120500"
pts [
"84500,120500"
"95250,120500"
]
)
end &68
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40176,0
va (VaSet
)
xt "85000,119500,93600,120500"
st "fsfb_dat_ch1_i : (31:0)"
blo "85000,120300"
tm "WireNameMgr"
)
)
on &257
)
*1126 (Wire
uid 40179,0
shape (OrthoPolyLine
uid 40180,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,122000,95250,122000"
pts [
"84500,122000"
"95250,122000"
]
)
end &69
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40184,0
va (VaSet
)
xt "85000,121000,93600,122000"
st "fsfb_dat_ch2_i : (31:0)"
blo "85000,121800"
tm "WireNameMgr"
)
)
on &258
)
*1127 (Wire
uid 40187,0
shape (OrthoPolyLine
uid 40188,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,124000,95250,124000"
pts [
"84500,124000"
"95250,124000"
]
)
end &70
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40192,0
va (VaSet
)
xt "85000,123000,93600,124000"
st "fsfb_dat_ch3_i : (31:0)"
blo "85000,123800"
tm "WireNameMgr"
)
)
on &259
)
*1128 (Wire
uid 40195,0
shape (OrthoPolyLine
uid 40196,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,125500,95250,125500"
pts [
"84500,125500"
"95250,125500"
]
)
end &71
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40200,0
va (VaSet
)
xt "85000,124500,93600,125500"
st "fsfb_dat_ch4_i : (31:0)"
blo "85000,125300"
tm "WireNameMgr"
)
)
on &260
)
*1129 (Wire
uid 40203,0
shape (OrthoPolyLine
uid 40204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,127500,95250,127500"
pts [
"84500,127500"
"95250,127500"
]
)
end &72
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40208,0
va (VaSet
)
xt "85000,126500,93600,127500"
st "fsfb_dat_ch5_i : (31:0)"
blo "85000,127300"
tm "WireNameMgr"
)
)
on &261
)
*1130 (Wire
uid 40211,0
shape (OrthoPolyLine
uid 40212,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,129000,95250,129000"
pts [
"84500,129000"
"95250,129000"
]
)
end &73
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40216,0
va (VaSet
)
xt "85000,128000,93600,129000"
st "fsfb_dat_ch6_i : (31:0)"
blo "85000,128800"
tm "WireNameMgr"
)
)
on &262
)
*1131 (Wire
uid 40219,0
shape (OrthoPolyLine
uid 40220,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,131000,95250,131000"
pts [
"84500,131000"
"95250,131000"
]
)
end &74
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40224,0
va (VaSet
)
xt "85000,130000,93600,131000"
st "fsfb_dat_ch7_i : (31:0)"
blo "85000,130800"
tm "WireNameMgr"
)
)
on &263
)
*1132 (Wire
uid 40227,0
shape (OrthoPolyLine
uid 40228,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,132500,95250,132500"
pts [
"84500,132500"
"95250,132500"
]
)
end &75
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40232,0
va (VaSet
)
xt "85000,131500,93600,132500"
st "fsfb_dat_ch8_i : (31:0)"
blo "85000,132300"
tm "WireNameMgr"
)
)
on &264
)
*1133 (Wire
uid 40235,0
shape (OrthoPolyLine
uid 40236,0
va (VaSet
vasetType 3
)
xt "84500,134500,95250,134500"
pts [
"84500,134500"
"95250,134500"
]
)
end &76
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40240,0
va (VaSet
)
xt "85000,133500,90700,134500"
st "raw_ack_ch1_i"
blo "85000,134300"
tm "WireNameMgr"
)
)
on &265
)
*1134 (Wire
uid 40243,0
shape (OrthoPolyLine
uid 40244,0
va (VaSet
vasetType 3
)
xt "84500,136000,95250,136000"
pts [
"84500,136000"
"95250,136000"
]
)
end &77
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40247,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40248,0
va (VaSet
)
xt "85000,135000,90700,136000"
st "raw_ack_ch2_i"
blo "85000,135800"
tm "WireNameMgr"
)
)
on &266
)
*1135 (Wire
uid 40251,0
shape (OrthoPolyLine
uid 40252,0
va (VaSet
vasetType 3
)
xt "84500,137500,95250,137500"
pts [
"84500,137500"
"95250,137500"
]
)
end &78
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40256,0
va (VaSet
)
xt "85000,136500,90700,137500"
st "raw_ack_ch3_i"
blo "85000,137300"
tm "WireNameMgr"
)
)
on &267
)
*1136 (Wire
uid 40259,0
shape (OrthoPolyLine
uid 40260,0
va (VaSet
vasetType 3
)
xt "84500,139500,95250,139500"
pts [
"84500,139500"
"95250,139500"
]
)
end &79
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40263,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40264,0
va (VaSet
)
xt "85000,138500,90700,139500"
st "raw_ack_ch4_i"
blo "85000,139300"
tm "WireNameMgr"
)
)
on &268
)
*1137 (Wire
uid 40267,0
shape (OrthoPolyLine
uid 40268,0
va (VaSet
vasetType 3
)
xt "84500,141000,95250,141000"
pts [
"84500,141000"
"95250,141000"
]
)
end &80
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40272,0
va (VaSet
)
xt "85000,140000,90700,141000"
st "raw_ack_ch5_i"
blo "85000,140800"
tm "WireNameMgr"
)
)
on &269
)
*1138 (Wire
uid 40275,0
shape (OrthoPolyLine
uid 40276,0
va (VaSet
vasetType 3
)
xt "84500,143000,95250,143000"
pts [
"84500,143000"
"95250,143000"
]
)
end &81
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40280,0
va (VaSet
)
xt "85000,142000,90700,143000"
st "raw_ack_ch6_i"
blo "85000,142800"
tm "WireNameMgr"
)
)
on &270
)
*1139 (Wire
uid 40283,0
shape (OrthoPolyLine
uid 40284,0
va (VaSet
vasetType 3
)
xt "84500,144500,95250,144500"
pts [
"84500,144500"
"95250,144500"
]
)
end &82
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40288,0
va (VaSet
)
xt "85000,143500,90700,144500"
st "raw_ack_ch7_i"
blo "85000,144300"
tm "WireNameMgr"
)
)
on &271
)
*1140 (Wire
uid 40291,0
shape (OrthoPolyLine
uid 40292,0
va (VaSet
vasetType 3
)
xt "84500,146500,95250,146500"
pts [
"84500,146500"
"95250,146500"
]
)
end &83
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40296,0
va (VaSet
)
xt "85000,145500,90700,146500"
st "raw_ack_ch8_i"
blo "85000,146300"
tm "WireNameMgr"
)
)
on &272
)
*1141 (Wire
uid 40299,0
shape (OrthoPolyLine
uid 40300,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,148000,95250,148000"
pts [
"84500,148000"
"95250,148000"
]
)
end &92
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40304,0
va (VaSet
)
xt "85000,147000,93600,148000"
st "raw_dat_ch1_i : (13:0)"
blo "85000,147800"
tm "WireNameMgr"
)
)
on &273
)
*1142 (Wire
uid 40307,0
shape (OrthoPolyLine
uid 40308,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,150000,95250,150000"
pts [
"84500,150000"
"95250,150000"
]
)
end &93
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40312,0
va (VaSet
)
xt "85000,149000,93600,150000"
st "raw_dat_ch2_i : (13:0)"
blo "85000,149800"
tm "WireNameMgr"
)
)
on &274
)
*1143 (Wire
uid 40315,0
shape (OrthoPolyLine
uid 40316,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,151500,95250,151500"
pts [
"84500,151500"
"95250,151500"
]
)
end &94
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40320,0
va (VaSet
)
xt "85000,150500,93600,151500"
st "raw_dat_ch3_i : (13:0)"
blo "85000,151300"
tm "WireNameMgr"
)
)
on &275
)
*1144 (Wire
uid 40323,0
shape (OrthoPolyLine
uid 40324,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,153000,95250,153000"
pts [
"84500,153000"
"95250,153000"
]
)
end &95
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40328,0
va (VaSet
)
xt "85000,152000,93600,153000"
st "raw_dat_ch4_i : (13:0)"
blo "85000,152800"
tm "WireNameMgr"
)
)
on &276
)
*1145 (Wire
uid 40331,0
shape (OrthoPolyLine
uid 40332,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,155000,95250,155000"
pts [
"84500,155000"
"95250,155000"
]
)
end &96
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40336,0
va (VaSet
)
xt "85000,154000,93600,155000"
st "raw_dat_ch5_i : (13:0)"
blo "85000,154800"
tm "WireNameMgr"
)
)
on &277
)
*1146 (Wire
uid 40339,0
shape (OrthoPolyLine
uid 40340,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,156500,95250,156500"
pts [
"84500,156500"
"95250,156500"
]
)
end &97
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40344,0
va (VaSet
)
xt "85000,155500,93600,156500"
st "raw_dat_ch6_i : (13:0)"
blo "85000,156300"
tm "WireNameMgr"
)
)
on &278
)
*1147 (Wire
uid 40347,0
shape (OrthoPolyLine
uid 40348,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,158500,95250,158500"
pts [
"84500,158500"
"95250,158500"
]
)
end &98
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40352,0
va (VaSet
)
xt "85000,157500,93600,158500"
st "raw_dat_ch7_i : (13:0)"
blo "85000,158300"
tm "WireNameMgr"
)
)
on &279
)
*1148 (Wire
uid 40355,0
shape (OrthoPolyLine
uid 40356,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84500,160000,95250,160000"
pts [
"84500,160000"
"95250,160000"
]
)
end &99
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 40359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40360,0
va (VaSet
)
xt "85000,159000,93600,160000"
st "raw_dat_ch8_i : (13:0)"
blo "85000,159800"
tm "WireNameMgr"
)
)
on &280
)
*1149 (Wire
uid 47221,0
shape (OrthoPolyLine
uid 47222,0
va (VaSet
vasetType 3
)
xt "46250,69500,57000,69500"
pts [
"46250,69500"
"57000,69500"
]
)
start &282
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 47225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47226,0
va (VaSet
)
xt "47000,68500,51500,69500"
st "adc_clk_o1"
blo "47000,69300"
tm "WireNameMgr"
)
)
on &596
)
*1150 (Wire
uid 47229,0
shape (OrthoPolyLine
uid 47230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46250,71000,57000,71000"
pts [
"46250,71000"
"57000,71000"
]
)
start &290
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47234,0
va (VaSet
)
xt "47000,70000,56200,71000"
st "coadded_dat_o1 : (31:0)"
blo "47000,70800"
tm "WireNameMgr"
)
)
on &597
)
*1151 (Wire
uid 47237,0
shape (OrthoPolyLine
uid 47238,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46250,72500,57000,72500"
pts [
"46250,72500"
"57000,72500"
]
)
start &292
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47242,0
va (VaSet
)
xt "47000,71500,53500,72500"
st "d_addr_o1 : (5:0)"
blo "47000,72300"
tm "WireNameMgr"
)
)
on &598
)
*1152 (Wire
uid 47245,0
shape (OrthoPolyLine
uid 47246,0
va (VaSet
vasetType 3
)
xt "46250,74000,57000,74000"
pts [
"46250,74000"
"57000,74000"
]
)
start &294
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 47249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47250,0
va (VaSet
)
xt "47000,73000,51500,74000"
st "dac_clk_o1"
blo "47000,73800"
tm "WireNameMgr"
)
)
on &599
)
*1153 (Wire
uid 47253,0
shape (OrthoPolyLine
uid 47254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46250,75500,57000,75500"
pts [
"46250,75500"
"57000,75500"
]
)
start &296
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47258,0
va (VaSet
)
xt "47000,74500,54200,75500"
st "dac_dat_o1 : (13:0)"
blo "47000,75300"
tm "WireNameMgr"
)
)
on &600
)
*1154 (Wire
uid 47261,0
shape (OrthoPolyLine
uid 47262,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46250,77000,57000,77000"
pts [
"46250,77000"
"57000,77000"
]
)
start &297
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47266,0
va (VaSet
)
xt "47000,76000,57000,77000"
st "filter_coeff_addr_o1 : (2:0)"
blo "47000,76800"
tm "WireNameMgr"
)
)
on &601
)
*1155 (Wire
uid 47269,0
shape (OrthoPolyLine
uid 47270,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46250,78500,57000,78500"
pts [
"46250,78500"
"57000,78500"
]
)
start &300
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47274,0
va (VaSet
)
xt "47000,77500,55700,78500"
st "filtered_dat_o1 : (31:0)"
blo "47000,78300"
tm "WireNameMgr"
)
)
on &602
)
*1156 (Wire
uid 47277,0
shape (OrthoPolyLine
uid 47278,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46250,80000,57000,80000"
pts [
"46250,80000"
"57000,80000"
]
)
start &302
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47282,0
va (VaSet
)
xt "47000,79000,54600,80000"
st "fsfb_dat_o1 : (31:0)"
blo "47000,79800"
tm "WireNameMgr"
)
)
on &603
)
*1157 (Wire
uid 47285,0
shape (OrthoPolyLine
uid 47286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46250,81500,57000,81500"
pts [
"46250,81500"
"57000,81500"
]
)
start &303
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47290,0
va (VaSet
)
xt "47000,80500,53300,81500"
st "i_addr_o1 : (5:0)"
blo "47000,81300"
tm "WireNameMgr"
)
)
on &604
)
*1158 (Wire
uid 47293,0
shape (OrthoPolyLine
uid 47294,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46250,83000,57000,83000"
pts [
"46250,83000"
"57000,83000"
]
)
start &305
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47298,0
va (VaSet
)
xt "47000,82000,56400,83000"
st "offset_dac_spi_o1 : (2:0)"
blo "47000,82800"
tm "WireNameMgr"
)
)
on &605
)
*1159 (Wire
uid 47301,0
shape (OrthoPolyLine
uid 47302,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46250,84500,57000,84500"
pts [
"46250,84500"
"57000,84500"
]
)
start &307
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47306,0
va (VaSet
)
xt "47000,83500,53500,84500"
st "p_addr_o1 : (5:0)"
blo "47000,84300"
tm "WireNameMgr"
)
)
on &606
)
*1160 (Wire
uid 47309,0
shape (OrthoPolyLine
uid 47310,0
va (VaSet
vasetType 3
)
xt "46250,86000,57000,86000"
pts [
"46250,86000"
"57000,86000"
]
)
start &310
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 47313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47314,0
va (VaSet
)
xt "47000,85000,51700,86000"
st "raw_ack_o1"
blo "47000,85800"
tm "WireNameMgr"
)
)
on &607
)
*1161 (Wire
uid 47317,0
shape (OrthoPolyLine
uid 47318,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46250,87500,57000,87500"
pts [
"46250,87500"
"57000,87500"
]
)
start &312
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47322,0
va (VaSet
)
xt "47000,86500,54200,87500"
st "raw_dat_o1 : (13:0)"
blo "47000,87300"
tm "WireNameMgr"
)
)
on &608
)
*1162 (Wire
uid 47325,0
shape (OrthoPolyLine
uid 47326,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46250,89000,57000,89000"
pts [
"46250,89000"
"57000,89000"
]
)
start &317
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47330,0
va (VaSet
)
xt "47000,88000,57200,89000"
st "sa_bias_dac_spi_o1 : (2:0)"
blo "47000,88800"
tm "WireNameMgr"
)
)
on &609
)
*1163 (Wire
uid 47333,0
shape (OrthoPolyLine
uid 47334,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46250,90500,57000,90500"
pts [
"46250,90500"
"57000,90500"
]
)
start &320
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47338,0
va (VaSet
)
xt "47000,89500,53500,90500"
st "z_addr_o1 : (5:0)"
blo "47000,90300"
tm "WireNameMgr"
)
)
on &610
)
*1164 (Wire
uid 47341,0
shape (OrthoPolyLine
uid 47342,0
va (VaSet
vasetType 3
)
xt "5000,69500,15750,69500"
pts [
"5000,69500"
"15750,69500"
]
)
end &283
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47346,0
va (VaSet
)
xt "5500,68500,12100,69500"
st "adc_coadd_en_i1"
blo "5500,69300"
tm "WireNameMgr"
)
)
on &611
)
*1165 (Wire
uid 47349,0
shape (OrthoPolyLine
uid 47350,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,71000,15750,71000"
pts [
"5000,71000"
"15750,71000"
]
)
end &284
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47354,0
va (VaSet
)
xt "5500,70000,12500,71000"
st "adc_dat_i1 : (13:0)"
blo "5500,70800"
tm "WireNameMgr"
)
)
on &612
)
*1166 (Wire
uid 47357,0
shape (OrthoPolyLine
uid 47358,0
va (VaSet
vasetType 3
)
xt "5000,72500,15750,72500"
pts [
"5000,72500"
"15750,72500"
]
)
end &285
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47362,0
va (VaSet
)
xt "5500,71500,9900,72500"
st "adc_ovr_i1"
blo "5500,72300"
tm "WireNameMgr"
)
)
on &613
)
*1167 (Wire
uid 47365,0
shape (OrthoPolyLine
uid 47366,0
va (VaSet
vasetType 3
)
xt "5000,74000,15750,74000"
pts [
"5000,74000"
"15750,74000"
]
)
end &286
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47370,0
va (VaSet
)
xt "5500,73000,9900,74000"
st "adc_rdy_i1"
blo "5500,73800"
tm "WireNameMgr"
)
)
on &614
)
*1168 (Wire
uid 47373,0
shape (OrthoPolyLine
uid 47374,0
va (VaSet
vasetType 3
)
xt "5000,75500,15750,75500"
pts [
"5000,75500"
"15750,75500"
]
)
end &287
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47378,0
va (VaSet
)
xt "5500,74500,9800,75500"
st "clk_200_i1"
blo "5500,75300"
tm "WireNameMgr"
)
)
on &615
)
*1169 (Wire
uid 47381,0
shape (OrthoPolyLine
uid 47382,0
va (VaSet
vasetType 3
)
xt "5000,77500,15750,77500"
pts [
"5000,77500"
"15750,77500"
]
)
end &288
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47386,0
va (VaSet
)
xt "5500,76500,8600,77500"
st "clk_50_i1"
blo "5500,77300"
tm "WireNameMgr"
)
)
on &616
)
*1170 (Wire
uid 47389,0
shape (OrthoPolyLine
uid 47390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,79000,15750,79000"
pts [
"5000,79000"
"15750,79000"
]
)
end &289
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47394,0
va (VaSet
)
xt "5500,78000,14600,79000"
st "coadded_addr_i1 : (5:0)"
blo "5500,78800"
tm "WireNameMgr"
)
)
on &617
)
*1171 (Wire
uid 47397,0
shape (OrthoPolyLine
uid 47398,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,80500,15750,80500"
pts [
"5000,80500"
"15750,80500"
]
)
end &291
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47402,0
va (VaSet
)
xt "5500,79500,13400,80500"
st "const_val_i1 : (13:0)"
blo "5500,80300"
tm "WireNameMgr"
)
)
on &618
)
*1172 (Wire
uid 47405,0
shape (OrthoPolyLine
uid 47406,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,82000,15750,82000"
pts [
"5000,82000"
"15750,82000"
]
)
end &293
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47410,0
va (VaSet
)
xt "5500,81000,11700,82000"
st "d_dat_i1 : (31:0)"
blo "5500,81800"
tm "WireNameMgr"
)
)
on &619
)
*1173 (Wire
uid 47413,0
shape (OrthoPolyLine
uid 47414,0
va (VaSet
vasetType 3
)
xt "5000,83500,15750,83500"
pts [
"5000,83500"
"15750,83500"
]
)
end &295
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47418,0
va (VaSet
)
xt "5500,82500,11100,83500"
st "dac_dat_en_i1"
blo "5500,83300"
tm "WireNameMgr"
)
)
on &620
)
*1174 (Wire
uid 47421,0
shape (OrthoPolyLine
uid 47422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,85500,15750,85500"
pts [
"5000,85500"
"15750,85500"
]
)
end &298
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47426,0
va (VaSet
)
xt "5500,84500,15200,85500"
st "filter_coeff_dat_i1 : (31:0)"
blo "5500,85300"
tm "WireNameMgr"
)
)
on &621
)
*1175 (Wire
uid 47429,0
shape (OrthoPolyLine
uid 47430,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,87000,15750,87000"
pts [
"5000,87000"
"15750,87000"
]
)
end &299
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47434,0
va (VaSet
)
xt "5500,86000,14100,87000"
st "filtered_addr_i1 : (5:0)"
blo "5500,86800"
tm "WireNameMgr"
)
)
on &622
)
*1176 (Wire
uid 47437,0
shape (OrthoPolyLine
uid 47438,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,88500,15750,88500"
pts [
"5000,88500"
"15750,88500"
]
)
end &301
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47442,0
va (VaSet
)
xt "5500,87500,13000,88500"
st "fsfb_addr_i1 : (5:0)"
blo "5500,88300"
tm "WireNameMgr"
)
)
on &623
)
*1177 (Wire
uid 47445,0
shape (OrthoPolyLine
uid 47446,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,90000,15750,90000"
pts [
"5000,90000"
"15750,90000"
]
)
end &304
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47450,0
va (VaSet
)
xt "5500,89000,11500,90000"
st "i_dat_i1 : (31:0)"
blo "5500,89800"
tm "WireNameMgr"
)
)
on &624
)
*1178 (Wire
uid 47453,0
shape (OrthoPolyLine
uid 47454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,91500,15750,91500"
pts [
"5000,91500"
"15750,91500"
]
)
end &306
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47458,0
va (VaSet
)
xt "5500,90500,13500,91500"
st "offset_dat_i1 : (31:0)"
blo "5500,91300"
tm "WireNameMgr"
)
)
on &625
)
*1179 (Wire
uid 47461,0
shape (OrthoPolyLine
uid 47462,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,93000,15750,93000"
pts [
"5000,93000"
"15750,93000"
]
)
end &308
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47466,0
va (VaSet
)
xt "5500,92000,11700,93000"
st "p_dat_i1 : (31:0)"
blo "5500,92800"
tm "WireNameMgr"
)
)
on &626
)
*1180 (Wire
uid 47469,0
shape (OrthoPolyLine
uid 47470,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,95000,15750,95000"
pts [
"5000,95000"
"15750,95000"
]
)
end &309
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47474,0
va (VaSet
)
xt "5500,94000,13800,95000"
st "ramp_amp_i1 : (13:0)"
blo "5500,94800"
tm "WireNameMgr"
)
)
on &627
)
*1181 (Wire
uid 47477,0
shape (OrthoPolyLine
uid 47478,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,96500,15750,96500"
pts [
"5000,96500"
"15750,96500"
]
)
end &311
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47482,0
va (VaSet
)
xt "5500,95500,13400,96500"
st "raw_addr_i1 : (12:0)"
blo "5500,96300"
tm "WireNameMgr"
)
)
on &628
)
*1182 (Wire
uid 47485,0
shape (OrthoPolyLine
uid 47486,0
va (VaSet
vasetType 3
)
xt "5000,98000,15750,98000"
pts [
"5000,98000"
"15750,98000"
]
)
end &313
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47490,0
va (VaSet
)
xt "5500,97000,10100,98000"
st "raw_req_i1"
blo "5500,97800"
tm "WireNameMgr"
)
)
on &629
)
*1183 (Wire
uid 47493,0
shape (OrthoPolyLine
uid 47494,0
va (VaSet
vasetType 3
)
xt "5000,99500,15750,99500"
pts [
"5000,99500"
"15750,99500"
]
)
end &314
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47498,0
va (VaSet
)
xt "5500,98500,11800,99500"
st "restart_frame_i1"
blo "5500,99300"
tm "WireNameMgr"
)
)
on &630
)
*1184 (Wire
uid 47501,0
shape (OrthoPolyLine
uid 47502,0
va (VaSet
vasetType 3
)
xt "5000,101000,15750,101000"
pts [
"5000,101000"
"15750,101000"
]
)
end &315
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47506,0
va (VaSet
)
xt "5500,100000,11000,101000"
st "row_switch_i1"
blo "5500,100800"
tm "WireNameMgr"
)
)
on &631
)
*1185 (Wire
uid 47509,0
shape (OrthoPolyLine
uid 47510,0
va (VaSet
vasetType 3
)
xt "5000,103000,15750,103000"
pts [
"5000,103000"
"15750,103000"
]
)
end &316
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47514,0
va (VaSet
)
xt "5500,102000,7400,103000"
st "rst_i1"
blo "5500,102800"
tm "WireNameMgr"
)
)
on &632
)
*1186 (Wire
uid 47517,0
shape (OrthoPolyLine
uid 47518,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,104500,15750,104500"
pts [
"5000,104500"
"15750,104500"
]
)
end &318
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47522,0
va (VaSet
)
xt "5500,103500,14300,104500"
st "sa_bias_dat_i1 : (31:0)"
blo "5500,104300"
tm "WireNameMgr"
)
)
on &633
)
*1187 (Wire
uid 47525,0
shape (OrthoPolyLine
uid 47526,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,106000,15750,106000"
pts [
"5000,106000"
"15750,106000"
]
)
end &319
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47530,0
va (VaSet
)
xt "5500,105000,13900,106000"
st "servo_mode_i1 : (1:0)"
blo "5500,105800"
tm "WireNameMgr"
)
)
on &634
)
*1188 (Wire
uid 47533,0
shape (OrthoPolyLine
uid 47534,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,107500,15750,107500"
pts [
"5000,107500"
"15750,107500"
]
)
end &321
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47538,0
va (VaSet
)
xt "5500,106500,11700,107500"
st "z_dat_i1 : (31:0)"
blo "5500,107300"
tm "WireNameMgr"
)
)
on &635
)
*1189 (Wire
uid 47541,0
shape (OrthoPolyLine
uid 47542,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,109000,15750,109000"
pts [
"5000,109000"
"15750,109000"
]
)
end &322
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47546,0
va (VaSet
)
xt "5500,108000,15600,109000"
st "ramp_step_size_i1 : (13:0)"
blo "5500,108800"
tm "WireNameMgr"
)
)
on &636
)
*1190 (Wire
uid 47549,0
shape (OrthoPolyLine
uid 47550,0
va (VaSet
vasetType 3
)
xt "45750,123500,56500,123500"
pts [
"45750,123500"
"56500,123500"
]
)
start &327
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 47553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47554,0
va (VaSet
)
xt "46500,122500,51000,123500"
st "adc_clk_o2"
blo "46500,123300"
tm "WireNameMgr"
)
)
on &637
)
*1191 (Wire
uid 47557,0
shape (OrthoPolyLine
uid 47558,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,125000,56500,125000"
pts [
"45750,125000"
"56500,125000"
]
)
start &335
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47562,0
va (VaSet
)
xt "46500,124000,55700,125000"
st "coadded_dat_o2 : (31:0)"
blo "46500,124800"
tm "WireNameMgr"
)
)
on &638
)
*1192 (Wire
uid 47565,0
shape (OrthoPolyLine
uid 47566,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,126500,56500,126500"
pts [
"45750,126500"
"56500,126500"
]
)
start &337
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47570,0
va (VaSet
)
xt "46500,125500,53000,126500"
st "d_addr_o2 : (5:0)"
blo "46500,126300"
tm "WireNameMgr"
)
)
on &639
)
*1193 (Wire
uid 47573,0
shape (OrthoPolyLine
uid 47574,0
va (VaSet
vasetType 3
)
xt "45750,128000,56500,128000"
pts [
"45750,128000"
"56500,128000"
]
)
start &339
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 47577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47578,0
va (VaSet
)
xt "46500,127000,51000,128000"
st "dac_clk_o2"
blo "46500,127800"
tm "WireNameMgr"
)
)
on &640
)
*1194 (Wire
uid 47581,0
shape (OrthoPolyLine
uid 47582,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,129500,56500,129500"
pts [
"45750,129500"
"56500,129500"
]
)
start &341
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47586,0
va (VaSet
)
xt "46500,128500,53700,129500"
st "dac_dat_o2 : (13:0)"
blo "46500,129300"
tm "WireNameMgr"
)
)
on &641
)
*1195 (Wire
uid 47589,0
shape (OrthoPolyLine
uid 47590,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,131000,56500,131000"
pts [
"45750,131000"
"56500,131000"
]
)
start &342
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47594,0
va (VaSet
)
xt "46500,130000,56500,131000"
st "filter_coeff_addr_o2 : (2:0)"
blo "46500,130800"
tm "WireNameMgr"
)
)
on &642
)
*1196 (Wire
uid 47597,0
shape (OrthoPolyLine
uid 47598,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,132500,56500,132500"
pts [
"45750,132500"
"56500,132500"
]
)
start &345
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47602,0
va (VaSet
)
xt "46500,131500,55200,132500"
st "filtered_dat_o2 : (31:0)"
blo "46500,132300"
tm "WireNameMgr"
)
)
on &643
)
*1197 (Wire
uid 47605,0
shape (OrthoPolyLine
uid 47606,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,134000,56500,134000"
pts [
"45750,134000"
"56500,134000"
]
)
start &347
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47610,0
va (VaSet
)
xt "46500,133000,54100,134000"
st "fsfb_dat_o2 : (31:0)"
blo "46500,133800"
tm "WireNameMgr"
)
)
on &644
)
*1198 (Wire
uid 47613,0
shape (OrthoPolyLine
uid 47614,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,135500,56500,135500"
pts [
"45750,135500"
"56500,135500"
]
)
start &348
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47618,0
va (VaSet
)
xt "46500,134500,52800,135500"
st "i_addr_o2 : (5:0)"
blo "46500,135300"
tm "WireNameMgr"
)
)
on &645
)
*1199 (Wire
uid 47621,0
shape (OrthoPolyLine
uid 47622,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,137000,56500,137000"
pts [
"45750,137000"
"56500,137000"
]
)
start &350
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47626,0
va (VaSet
)
xt "46500,136000,55900,137000"
st "offset_dac_spi_o2 : (2:0)"
blo "46500,136800"
tm "WireNameMgr"
)
)
on &646
)
*1200 (Wire
uid 47629,0
shape (OrthoPolyLine
uid 47630,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,138500,56500,138500"
pts [
"45750,138500"
"56500,138500"
]
)
start &352
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47634,0
va (VaSet
)
xt "46500,137500,53000,138500"
st "p_addr_o2 : (5:0)"
blo "46500,138300"
tm "WireNameMgr"
)
)
on &647
)
*1201 (Wire
uid 47637,0
shape (OrthoPolyLine
uid 47638,0
va (VaSet
vasetType 3
)
xt "45750,140000,56500,140000"
pts [
"45750,140000"
"56500,140000"
]
)
start &355
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 47641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47642,0
va (VaSet
)
xt "46500,139000,51200,140000"
st "raw_ack_o2"
blo "46500,139800"
tm "WireNameMgr"
)
)
on &648
)
*1202 (Wire
uid 47645,0
shape (OrthoPolyLine
uid 47646,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,141500,56500,141500"
pts [
"45750,141500"
"56500,141500"
]
)
start &357
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47650,0
va (VaSet
)
xt "46500,140500,53700,141500"
st "raw_dat_o2 : (13:0)"
blo "46500,141300"
tm "WireNameMgr"
)
)
on &649
)
*1203 (Wire
uid 47653,0
shape (OrthoPolyLine
uid 47654,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,143000,56500,143000"
pts [
"45750,143000"
"56500,143000"
]
)
start &362
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47658,0
va (VaSet
)
xt "46500,142000,56700,143000"
st "sa_bias_dac_spi_o2 : (2:0)"
blo "46500,142800"
tm "WireNameMgr"
)
)
on &650
)
*1204 (Wire
uid 47661,0
shape (OrthoPolyLine
uid 47662,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,144500,56500,144500"
pts [
"45750,144500"
"56500,144500"
]
)
start &365
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47666,0
va (VaSet
)
xt "46500,143500,53000,144500"
st "z_addr_o2 : (5:0)"
blo "46500,144300"
tm "WireNameMgr"
)
)
on &651
)
*1205 (Wire
uid 47669,0
shape (OrthoPolyLine
uid 47670,0
va (VaSet
vasetType 3
)
xt "4500,123500,15250,123500"
pts [
"4500,123500"
"15250,123500"
]
)
end &328
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47674,0
va (VaSet
)
xt "5000,122500,11600,123500"
st "adc_coadd_en_i2"
blo "5000,123300"
tm "WireNameMgr"
)
)
on &652
)
*1206 (Wire
uid 47677,0
shape (OrthoPolyLine
uid 47678,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,125000,15250,125000"
pts [
"4500,125000"
"15250,125000"
]
)
end &329
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47682,0
va (VaSet
)
xt "5000,124000,12000,125000"
st "adc_dat_i2 : (13:0)"
blo "5000,124800"
tm "WireNameMgr"
)
)
on &653
)
*1207 (Wire
uid 47685,0
shape (OrthoPolyLine
uid 47686,0
va (VaSet
vasetType 3
)
xt "4500,126500,15250,126500"
pts [
"4500,126500"
"15250,126500"
]
)
end &330
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47690,0
va (VaSet
)
xt "5000,125500,9400,126500"
st "adc_ovr_i2"
blo "5000,126300"
tm "WireNameMgr"
)
)
on &654
)
*1208 (Wire
uid 47693,0
shape (OrthoPolyLine
uid 47694,0
va (VaSet
vasetType 3
)
xt "4500,128000,15250,128000"
pts [
"4500,128000"
"15250,128000"
]
)
end &331
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47698,0
va (VaSet
)
xt "5000,127000,9400,128000"
st "adc_rdy_i2"
blo "5000,127800"
tm "WireNameMgr"
)
)
on &655
)
*1209 (Wire
uid 47701,0
shape (OrthoPolyLine
uid 47702,0
va (VaSet
vasetType 3
)
xt "4500,129500,15250,129500"
pts [
"4500,129500"
"15250,129500"
]
)
end &332
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47706,0
va (VaSet
)
xt "5000,128500,9300,129500"
st "clk_200_i2"
blo "5000,129300"
tm "WireNameMgr"
)
)
on &656
)
*1210 (Wire
uid 47709,0
shape (OrthoPolyLine
uid 47710,0
va (VaSet
vasetType 3
)
xt "4500,131500,15250,131500"
pts [
"4500,131500"
"15250,131500"
]
)
end &333
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47714,0
va (VaSet
)
xt "5000,130500,8100,131500"
st "clk_50_i2"
blo "5000,131300"
tm "WireNameMgr"
)
)
on &657
)
*1211 (Wire
uid 47717,0
shape (OrthoPolyLine
uid 47718,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,133000,15250,133000"
pts [
"4500,133000"
"15250,133000"
]
)
end &334
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47722,0
va (VaSet
)
xt "5000,132000,14100,133000"
st "coadded_addr_i2 : (5:0)"
blo "5000,132800"
tm "WireNameMgr"
)
)
on &658
)
*1212 (Wire
uid 47725,0
shape (OrthoPolyLine
uid 47726,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,134500,15250,134500"
pts [
"4500,134500"
"15250,134500"
]
)
end &336
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47730,0
va (VaSet
)
xt "5000,133500,12900,134500"
st "const_val_i2 : (13:0)"
blo "5000,134300"
tm "WireNameMgr"
)
)
on &659
)
*1213 (Wire
uid 47733,0
shape (OrthoPolyLine
uid 47734,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,136000,15250,136000"
pts [
"4500,136000"
"15250,136000"
]
)
end &338
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47738,0
va (VaSet
)
xt "5000,135000,11200,136000"
st "d_dat_i2 : (31:0)"
blo "5000,135800"
tm "WireNameMgr"
)
)
on &660
)
*1214 (Wire
uid 47741,0
shape (OrthoPolyLine
uid 47742,0
va (VaSet
vasetType 3
)
xt "4500,137500,15250,137500"
pts [
"4500,137500"
"15250,137500"
]
)
end &340
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47746,0
va (VaSet
)
xt "5000,136500,10600,137500"
st "dac_dat_en_i2"
blo "5000,137300"
tm "WireNameMgr"
)
)
on &661
)
*1215 (Wire
uid 47749,0
shape (OrthoPolyLine
uid 47750,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,139500,15250,139500"
pts [
"4500,139500"
"15250,139500"
]
)
end &343
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47754,0
va (VaSet
)
xt "5000,138500,14700,139500"
st "filter_coeff_dat_i2 : (31:0)"
blo "5000,139300"
tm "WireNameMgr"
)
)
on &662
)
*1216 (Wire
uid 47757,0
shape (OrthoPolyLine
uid 47758,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,141000,15250,141000"
pts [
"4500,141000"
"15250,141000"
]
)
end &344
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47762,0
va (VaSet
)
xt "5000,140000,13600,141000"
st "filtered_addr_i2 : (5:0)"
blo "5000,140800"
tm "WireNameMgr"
)
)
on &663
)
*1217 (Wire
uid 47765,0
shape (OrthoPolyLine
uid 47766,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,142500,15250,142500"
pts [
"4500,142500"
"15250,142500"
]
)
end &346
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47770,0
va (VaSet
)
xt "5000,141500,12500,142500"
st "fsfb_addr_i2 : (5:0)"
blo "5000,142300"
tm "WireNameMgr"
)
)
on &664
)
*1218 (Wire
uid 47773,0
shape (OrthoPolyLine
uid 47774,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,144000,15250,144000"
pts [
"4500,144000"
"15250,144000"
]
)
end &349
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47777,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47778,0
va (VaSet
)
xt "5000,143000,11000,144000"
st "i_dat_i2 : (31:0)"
blo "5000,143800"
tm "WireNameMgr"
)
)
on &665
)
*1219 (Wire
uid 47781,0
shape (OrthoPolyLine
uid 47782,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,145500,15250,145500"
pts [
"4500,145500"
"15250,145500"
]
)
end &351
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47786,0
va (VaSet
)
xt "5000,144500,13000,145500"
st "offset_dat_i2 : (31:0)"
blo "5000,145300"
tm "WireNameMgr"
)
)
on &666
)
*1220 (Wire
uid 47789,0
shape (OrthoPolyLine
uid 47790,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,147000,15250,147000"
pts [
"4500,147000"
"15250,147000"
]
)
end &353
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47794,0
va (VaSet
)
xt "5000,146000,11200,147000"
st "p_dat_i2 : (31:0)"
blo "5000,146800"
tm "WireNameMgr"
)
)
on &667
)
*1221 (Wire
uid 47797,0
shape (OrthoPolyLine
uid 47798,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,149000,15250,149000"
pts [
"4500,149000"
"15250,149000"
]
)
end &354
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47802,0
va (VaSet
)
xt "5000,148000,13300,149000"
st "ramp_amp_i2 : (13:0)"
blo "5000,148800"
tm "WireNameMgr"
)
)
on &668
)
*1222 (Wire
uid 47805,0
shape (OrthoPolyLine
uid 47806,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,150500,15250,150500"
pts [
"4500,150500"
"15250,150500"
]
)
end &356
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47810,0
va (VaSet
)
xt "5000,149500,12900,150500"
st "raw_addr_i2 : (12:0)"
blo "5000,150300"
tm "WireNameMgr"
)
)
on &669
)
*1223 (Wire
uid 47813,0
shape (OrthoPolyLine
uid 47814,0
va (VaSet
vasetType 3
)
xt "4500,152000,15250,152000"
pts [
"4500,152000"
"15250,152000"
]
)
end &358
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47818,0
va (VaSet
)
xt "5000,151000,9600,152000"
st "raw_req_i2"
blo "5000,151800"
tm "WireNameMgr"
)
)
on &670
)
*1224 (Wire
uid 47821,0
shape (OrthoPolyLine
uid 47822,0
va (VaSet
vasetType 3
)
xt "4500,153500,15250,153500"
pts [
"4500,153500"
"15250,153500"
]
)
end &359
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47826,0
va (VaSet
)
xt "5000,152500,11300,153500"
st "restart_frame_i2"
blo "5000,153300"
tm "WireNameMgr"
)
)
on &671
)
*1225 (Wire
uid 47829,0
shape (OrthoPolyLine
uid 47830,0
va (VaSet
vasetType 3
)
xt "4500,155000,15250,155000"
pts [
"4500,155000"
"15250,155000"
]
)
end &360
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47834,0
va (VaSet
)
xt "5000,154000,10500,155000"
st "row_switch_i2"
blo "5000,154800"
tm "WireNameMgr"
)
)
on &672
)
*1226 (Wire
uid 47837,0
shape (OrthoPolyLine
uid 47838,0
va (VaSet
vasetType 3
)
xt "4500,157000,15250,157000"
pts [
"4500,157000"
"15250,157000"
]
)
end &361
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 47841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47842,0
va (VaSet
)
xt "5000,156000,6900,157000"
st "rst_i2"
blo "5000,156800"
tm "WireNameMgr"
)
)
on &673
)
*1227 (Wire
uid 47845,0
shape (OrthoPolyLine
uid 47846,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,158500,15250,158500"
pts [
"4500,158500"
"15250,158500"
]
)
end &363
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47850,0
va (VaSet
)
xt "5000,157500,13800,158500"
st "sa_bias_dat_i2 : (31:0)"
blo "5000,158300"
tm "WireNameMgr"
)
)
on &674
)
*1228 (Wire
uid 47853,0
shape (OrthoPolyLine
uid 47854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,160000,15250,160000"
pts [
"4500,160000"
"15250,160000"
]
)
end &364
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47858,0
va (VaSet
)
xt "5000,159000,13400,160000"
st "servo_mode_i2 : (1:0)"
blo "5000,159800"
tm "WireNameMgr"
)
)
on &675
)
*1229 (Wire
uid 47861,0
shape (OrthoPolyLine
uid 47862,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,161500,15250,161500"
pts [
"4500,161500"
"15250,161500"
]
)
end &366
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47866,0
va (VaSet
)
xt "5000,160500,11200,161500"
st "z_dat_i2 : (31:0)"
blo "5000,161300"
tm "WireNameMgr"
)
)
on &676
)
*1230 (Wire
uid 47869,0
shape (OrthoPolyLine
uid 47870,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,163000,15250,163000"
pts [
"4500,163000"
"15250,163000"
]
)
end &367
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 47873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47874,0
va (VaSet
)
xt "5000,162000,15100,163000"
st "ramp_step_size_i2 : (13:0)"
blo "5000,162800"
tm "WireNameMgr"
)
)
on &677
)
*1231 (Wire
uid 47877,0
shape (OrthoPolyLine
uid 47878,0
va (VaSet
vasetType 3
)
xt "45750,182500,56500,182500"
pts [
"45750,182500"
"56500,182500"
]
)
start &372
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 47881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47882,0
va (VaSet
)
xt "46500,181500,51000,182500"
st "adc_clk_o3"
blo "46500,182300"
tm "WireNameMgr"
)
)
on &678
)
*1232 (Wire
uid 47885,0
shape (OrthoPolyLine
uid 47886,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,184000,56500,184000"
pts [
"45750,184000"
"56500,184000"
]
)
start &380
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47890,0
va (VaSet
)
xt "46500,183000,55700,184000"
st "coadded_dat_o3 : (31:0)"
blo "46500,183800"
tm "WireNameMgr"
)
)
on &679
)
*1233 (Wire
uid 47893,0
shape (OrthoPolyLine
uid 47894,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,185500,56500,185500"
pts [
"45750,185500"
"56500,185500"
]
)
start &382
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47898,0
va (VaSet
)
xt "46500,184500,53000,185500"
st "d_addr_o3 : (5:0)"
blo "46500,185300"
tm "WireNameMgr"
)
)
on &680
)
*1234 (Wire
uid 47901,0
shape (OrthoPolyLine
uid 47902,0
va (VaSet
vasetType 3
)
xt "45750,187000,56500,187000"
pts [
"45750,187000"
"56500,187000"
]
)
start &384
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 47905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47906,0
va (VaSet
)
xt "46500,186000,51000,187000"
st "dac_clk_o3"
blo "46500,186800"
tm "WireNameMgr"
)
)
on &681
)
*1235 (Wire
uid 47909,0
shape (OrthoPolyLine
uid 47910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,188500,56500,188500"
pts [
"45750,188500"
"56500,188500"
]
)
start &386
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47914,0
va (VaSet
)
xt "46500,187500,53700,188500"
st "dac_dat_o3 : (13:0)"
blo "46500,188300"
tm "WireNameMgr"
)
)
on &682
)
*1236 (Wire
uid 47917,0
shape (OrthoPolyLine
uid 47918,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,190000,56500,190000"
pts [
"45750,190000"
"56500,190000"
]
)
start &387
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47922,0
va (VaSet
)
xt "46500,189000,56500,190000"
st "filter_coeff_addr_o3 : (2:0)"
blo "46500,189800"
tm "WireNameMgr"
)
)
on &683
)
*1237 (Wire
uid 47925,0
shape (OrthoPolyLine
uid 47926,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,191500,56500,191500"
pts [
"45750,191500"
"56500,191500"
]
)
start &390
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47930,0
va (VaSet
)
xt "46500,190500,55200,191500"
st "filtered_dat_o3 : (31:0)"
blo "46500,191300"
tm "WireNameMgr"
)
)
on &684
)
*1238 (Wire
uid 47933,0
shape (OrthoPolyLine
uid 47934,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,193000,56500,193000"
pts [
"45750,193000"
"56500,193000"
]
)
start &392
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47938,0
va (VaSet
)
xt "46500,192000,54100,193000"
st "fsfb_dat_o3 : (31:0)"
blo "46500,192800"
tm "WireNameMgr"
)
)
on &685
)
*1239 (Wire
uid 47941,0
shape (OrthoPolyLine
uid 47942,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,194500,56500,194500"
pts [
"45750,194500"
"56500,194500"
]
)
start &393
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47946,0
va (VaSet
)
xt "46500,193500,52800,194500"
st "i_addr_o3 : (5:0)"
blo "46500,194300"
tm "WireNameMgr"
)
)
on &686
)
*1240 (Wire
uid 47949,0
shape (OrthoPolyLine
uid 47950,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,196000,56500,196000"
pts [
"45750,196000"
"56500,196000"
]
)
start &395
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47954,0
va (VaSet
)
xt "46500,195000,55900,196000"
st "offset_dac_spi_o3 : (2:0)"
blo "46500,195800"
tm "WireNameMgr"
)
)
on &687
)
*1241 (Wire
uid 47957,0
shape (OrthoPolyLine
uid 47958,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,197500,56500,197500"
pts [
"45750,197500"
"56500,197500"
]
)
start &397
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47962,0
va (VaSet
)
xt "46500,196500,53000,197500"
st "p_addr_o3 : (5:0)"
blo "46500,197300"
tm "WireNameMgr"
)
)
on &688
)
*1242 (Wire
uid 47965,0
shape (OrthoPolyLine
uid 47966,0
va (VaSet
vasetType 3
)
xt "45750,199000,56500,199000"
pts [
"45750,199000"
"56500,199000"
]
)
start &400
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 47969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47970,0
va (VaSet
)
xt "46500,198000,51200,199000"
st "raw_ack_o3"
blo "46500,198800"
tm "WireNameMgr"
)
)
on &689
)
*1243 (Wire
uid 47973,0
shape (OrthoPolyLine
uid 47974,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,200500,56500,200500"
pts [
"45750,200500"
"56500,200500"
]
)
start &402
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47978,0
va (VaSet
)
xt "46500,199500,53700,200500"
st "raw_dat_o3 : (13:0)"
blo "46500,200300"
tm "WireNameMgr"
)
)
on &690
)
*1244 (Wire
uid 47981,0
shape (OrthoPolyLine
uid 47982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,202000,56500,202000"
pts [
"45750,202000"
"56500,202000"
]
)
start &407
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47986,0
va (VaSet
)
xt "46500,201000,56700,202000"
st "sa_bias_dac_spi_o3 : (2:0)"
blo "46500,201800"
tm "WireNameMgr"
)
)
on &691
)
*1245 (Wire
uid 47989,0
shape (OrthoPolyLine
uid 47990,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,203500,56500,203500"
pts [
"45750,203500"
"56500,203500"
]
)
start &410
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 47993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47994,0
va (VaSet
)
xt "46500,202500,53000,203500"
st "z_addr_o3 : (5:0)"
blo "46500,203300"
tm "WireNameMgr"
)
)
on &692
)
*1246 (Wire
uid 47997,0
shape (OrthoPolyLine
uid 47998,0
va (VaSet
vasetType 3
)
xt "4500,182500,15250,182500"
pts [
"4500,182500"
"15250,182500"
]
)
end &373
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48002,0
va (VaSet
)
xt "5000,181500,11600,182500"
st "adc_coadd_en_i3"
blo "5000,182300"
tm "WireNameMgr"
)
)
on &693
)
*1247 (Wire
uid 48005,0
shape (OrthoPolyLine
uid 48006,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,184000,15250,184000"
pts [
"4500,184000"
"15250,184000"
]
)
end &374
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48010,0
va (VaSet
)
xt "5000,183000,12000,184000"
st "adc_dat_i3 : (13:0)"
blo "5000,183800"
tm "WireNameMgr"
)
)
on &694
)
*1248 (Wire
uid 48013,0
shape (OrthoPolyLine
uid 48014,0
va (VaSet
vasetType 3
)
xt "4500,185500,15250,185500"
pts [
"4500,185500"
"15250,185500"
]
)
end &375
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48018,0
va (VaSet
)
xt "5000,184500,9400,185500"
st "adc_ovr_i3"
blo "5000,185300"
tm "WireNameMgr"
)
)
on &695
)
*1249 (Wire
uid 48021,0
shape (OrthoPolyLine
uid 48022,0
va (VaSet
vasetType 3
)
xt "4500,187000,15250,187000"
pts [
"4500,187000"
"15250,187000"
]
)
end &376
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48026,0
va (VaSet
)
xt "5000,186000,9400,187000"
st "adc_rdy_i3"
blo "5000,186800"
tm "WireNameMgr"
)
)
on &696
)
*1250 (Wire
uid 48029,0
shape (OrthoPolyLine
uid 48030,0
va (VaSet
vasetType 3
)
xt "4500,188500,15250,188500"
pts [
"4500,188500"
"15250,188500"
]
)
end &377
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48034,0
va (VaSet
)
xt "5000,187500,9300,188500"
st "clk_200_i3"
blo "5000,188300"
tm "WireNameMgr"
)
)
on &697
)
*1251 (Wire
uid 48037,0
shape (OrthoPolyLine
uid 48038,0
va (VaSet
vasetType 3
)
xt "4500,190500,15250,190500"
pts [
"4500,190500"
"15250,190500"
]
)
end &378
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48042,0
va (VaSet
)
xt "5000,189500,8100,190500"
st "clk_50_i3"
blo "5000,190300"
tm "WireNameMgr"
)
)
on &698
)
*1252 (Wire
uid 48045,0
shape (OrthoPolyLine
uid 48046,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,192000,15250,192000"
pts [
"4500,192000"
"15250,192000"
]
)
end &379
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48050,0
va (VaSet
)
xt "5000,191000,14100,192000"
st "coadded_addr_i3 : (5:0)"
blo "5000,191800"
tm "WireNameMgr"
)
)
on &699
)
*1253 (Wire
uid 48053,0
shape (OrthoPolyLine
uid 48054,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,193500,15250,193500"
pts [
"4500,193500"
"15250,193500"
]
)
end &381
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48058,0
va (VaSet
)
xt "5000,192500,12900,193500"
st "const_val_i3 : (13:0)"
blo "5000,193300"
tm "WireNameMgr"
)
)
on &700
)
*1254 (Wire
uid 48061,0
shape (OrthoPolyLine
uid 48062,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,195000,15250,195000"
pts [
"4500,195000"
"15250,195000"
]
)
end &383
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48066,0
va (VaSet
)
xt "5000,194000,11200,195000"
st "d_dat_i3 : (31:0)"
blo "5000,194800"
tm "WireNameMgr"
)
)
on &701
)
*1255 (Wire
uid 48069,0
shape (OrthoPolyLine
uid 48070,0
va (VaSet
vasetType 3
)
xt "4500,196500,15250,196500"
pts [
"4500,196500"
"15250,196500"
]
)
end &385
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48074,0
va (VaSet
)
xt "5000,195500,10600,196500"
st "dac_dat_en_i3"
blo "5000,196300"
tm "WireNameMgr"
)
)
on &702
)
*1256 (Wire
uid 48077,0
shape (OrthoPolyLine
uid 48078,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,198500,15250,198500"
pts [
"4500,198500"
"15250,198500"
]
)
end &388
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48082,0
va (VaSet
)
xt "5000,197500,14700,198500"
st "filter_coeff_dat_i3 : (31:0)"
blo "5000,198300"
tm "WireNameMgr"
)
)
on &703
)
*1257 (Wire
uid 48085,0
shape (OrthoPolyLine
uid 48086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,200000,15250,200000"
pts [
"4500,200000"
"15250,200000"
]
)
end &389
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48090,0
va (VaSet
)
xt "5000,199000,13600,200000"
st "filtered_addr_i3 : (5:0)"
blo "5000,199800"
tm "WireNameMgr"
)
)
on &704
)
*1258 (Wire
uid 48093,0
shape (OrthoPolyLine
uid 48094,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,201500,15250,201500"
pts [
"4500,201500"
"15250,201500"
]
)
end &391
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48098,0
va (VaSet
)
xt "5000,200500,12500,201500"
st "fsfb_addr_i3 : (5:0)"
blo "5000,201300"
tm "WireNameMgr"
)
)
on &705
)
*1259 (Wire
uid 48101,0
shape (OrthoPolyLine
uid 48102,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,203000,15250,203000"
pts [
"4500,203000"
"15250,203000"
]
)
end &394
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48106,0
va (VaSet
)
xt "5000,202000,11000,203000"
st "i_dat_i3 : (31:0)"
blo "5000,202800"
tm "WireNameMgr"
)
)
on &706
)
*1260 (Wire
uid 48109,0
shape (OrthoPolyLine
uid 48110,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,204500,15250,204500"
pts [
"4500,204500"
"15250,204500"
]
)
end &396
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48114,0
va (VaSet
)
xt "5000,203500,13000,204500"
st "offset_dat_i3 : (31:0)"
blo "5000,204300"
tm "WireNameMgr"
)
)
on &707
)
*1261 (Wire
uid 48117,0
shape (OrthoPolyLine
uid 48118,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,206000,15250,206000"
pts [
"4500,206000"
"15250,206000"
]
)
end &398
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48122,0
va (VaSet
)
xt "5000,205000,11200,206000"
st "p_dat_i3 : (31:0)"
blo "5000,205800"
tm "WireNameMgr"
)
)
on &708
)
*1262 (Wire
uid 48125,0
shape (OrthoPolyLine
uid 48126,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,208000,15250,208000"
pts [
"4500,208000"
"15250,208000"
]
)
end &399
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48130,0
va (VaSet
)
xt "5000,207000,13300,208000"
st "ramp_amp_i3 : (13:0)"
blo "5000,207800"
tm "WireNameMgr"
)
)
on &709
)
*1263 (Wire
uid 48133,0
shape (OrthoPolyLine
uid 48134,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,209500,15250,209500"
pts [
"4500,209500"
"15250,209500"
]
)
end &401
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48138,0
va (VaSet
)
xt "5000,208500,12900,209500"
st "raw_addr_i3 : (12:0)"
blo "5000,209300"
tm "WireNameMgr"
)
)
on &710
)
*1264 (Wire
uid 48141,0
shape (OrthoPolyLine
uid 48142,0
va (VaSet
vasetType 3
)
xt "4500,211000,15250,211000"
pts [
"4500,211000"
"15250,211000"
]
)
end &403
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48146,0
va (VaSet
)
xt "5000,210000,9600,211000"
st "raw_req_i3"
blo "5000,210800"
tm "WireNameMgr"
)
)
on &711
)
*1265 (Wire
uid 48149,0
shape (OrthoPolyLine
uid 48150,0
va (VaSet
vasetType 3
)
xt "4500,212500,15250,212500"
pts [
"4500,212500"
"15250,212500"
]
)
end &404
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48154,0
va (VaSet
)
xt "5000,211500,11300,212500"
st "restart_frame_i3"
blo "5000,212300"
tm "WireNameMgr"
)
)
on &712
)
*1266 (Wire
uid 48157,0
shape (OrthoPolyLine
uid 48158,0
va (VaSet
vasetType 3
)
xt "4500,214000,15250,214000"
pts [
"4500,214000"
"15250,214000"
]
)
end &405
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48162,0
va (VaSet
)
xt "5000,213000,10500,214000"
st "row_switch_i3"
blo "5000,213800"
tm "WireNameMgr"
)
)
on &713
)
*1267 (Wire
uid 48165,0
shape (OrthoPolyLine
uid 48166,0
va (VaSet
vasetType 3
)
xt "4500,216000,15250,216000"
pts [
"4500,216000"
"15250,216000"
]
)
end &406
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48170,0
va (VaSet
)
xt "5000,215000,6900,216000"
st "rst_i3"
blo "5000,215800"
tm "WireNameMgr"
)
)
on &714
)
*1268 (Wire
uid 48173,0
shape (OrthoPolyLine
uid 48174,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,217500,15250,217500"
pts [
"4500,217500"
"15250,217500"
]
)
end &408
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48178,0
va (VaSet
)
xt "5000,216500,13800,217500"
st "sa_bias_dat_i3 : (31:0)"
blo "5000,217300"
tm "WireNameMgr"
)
)
on &715
)
*1269 (Wire
uid 48181,0
shape (OrthoPolyLine
uid 48182,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,219000,15250,219000"
pts [
"4500,219000"
"15250,219000"
]
)
end &409
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48186,0
va (VaSet
)
xt "5000,218000,13400,219000"
st "servo_mode_i3 : (1:0)"
blo "5000,218800"
tm "WireNameMgr"
)
)
on &716
)
*1270 (Wire
uid 48189,0
shape (OrthoPolyLine
uid 48190,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,220500,15250,220500"
pts [
"4500,220500"
"15250,220500"
]
)
end &411
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48194,0
va (VaSet
)
xt "5000,219500,11200,220500"
st "z_dat_i3 : (31:0)"
blo "5000,220300"
tm "WireNameMgr"
)
)
on &717
)
*1271 (Wire
uid 48197,0
shape (OrthoPolyLine
uid 48198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,222000,15250,222000"
pts [
"4500,222000"
"15250,222000"
]
)
end &412
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48202,0
va (VaSet
)
xt "5000,221000,15100,222000"
st "ramp_step_size_i3 : (13:0)"
blo "5000,221800"
tm "WireNameMgr"
)
)
on &718
)
*1272 (Wire
uid 48205,0
shape (OrthoPolyLine
uid 48206,0
va (VaSet
vasetType 3
)
xt "45750,237500,56500,237500"
pts [
"45750,237500"
"56500,237500"
]
)
start &417
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 48209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48210,0
va (VaSet
)
xt "46500,236500,51000,237500"
st "adc_clk_o4"
blo "46500,237300"
tm "WireNameMgr"
)
)
on &719
)
*1273 (Wire
uid 48213,0
shape (OrthoPolyLine
uid 48214,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,239000,56500,239000"
pts [
"45750,239000"
"56500,239000"
]
)
start &425
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48218,0
va (VaSet
)
xt "46500,238000,55700,239000"
st "coadded_dat_o4 : (31:0)"
blo "46500,238800"
tm "WireNameMgr"
)
)
on &720
)
*1274 (Wire
uid 48221,0
shape (OrthoPolyLine
uid 48222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,240500,56500,240500"
pts [
"45750,240500"
"56500,240500"
]
)
start &427
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48226,0
va (VaSet
)
xt "46500,239500,53000,240500"
st "d_addr_o4 : (5:0)"
blo "46500,240300"
tm "WireNameMgr"
)
)
on &721
)
*1275 (Wire
uid 48229,0
shape (OrthoPolyLine
uid 48230,0
va (VaSet
vasetType 3
)
xt "45750,242000,56500,242000"
pts [
"45750,242000"
"56500,242000"
]
)
start &429
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 48233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48234,0
va (VaSet
)
xt "46500,241000,51000,242000"
st "dac_clk_o4"
blo "46500,241800"
tm "WireNameMgr"
)
)
on &722
)
*1276 (Wire
uid 48237,0
shape (OrthoPolyLine
uid 48238,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,243500,56500,243500"
pts [
"45750,243500"
"56500,243500"
]
)
start &431
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48242,0
va (VaSet
)
xt "46500,242500,53700,243500"
st "dac_dat_o4 : (13:0)"
blo "46500,243300"
tm "WireNameMgr"
)
)
on &723
)
*1277 (Wire
uid 48245,0
shape (OrthoPolyLine
uid 48246,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,245000,56500,245000"
pts [
"45750,245000"
"56500,245000"
]
)
start &432
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48250,0
va (VaSet
)
xt "46500,244000,56500,245000"
st "filter_coeff_addr_o4 : (2:0)"
blo "46500,244800"
tm "WireNameMgr"
)
)
on &724
)
*1278 (Wire
uid 48253,0
shape (OrthoPolyLine
uid 48254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,246500,56500,246500"
pts [
"45750,246500"
"56500,246500"
]
)
start &435
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48258,0
va (VaSet
)
xt "46500,245500,55200,246500"
st "filtered_dat_o4 : (31:0)"
blo "46500,246300"
tm "WireNameMgr"
)
)
on &725
)
*1279 (Wire
uid 48261,0
shape (OrthoPolyLine
uid 48262,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,248000,56500,248000"
pts [
"45750,248000"
"56500,248000"
]
)
start &437
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48266,0
va (VaSet
)
xt "46500,247000,54100,248000"
st "fsfb_dat_o4 : (31:0)"
blo "46500,247800"
tm "WireNameMgr"
)
)
on &726
)
*1280 (Wire
uid 48269,0
shape (OrthoPolyLine
uid 48270,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,249500,56500,249500"
pts [
"45750,249500"
"56500,249500"
]
)
start &438
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48274,0
va (VaSet
)
xt "46500,248500,52800,249500"
st "i_addr_o4 : (5:0)"
blo "46500,249300"
tm "WireNameMgr"
)
)
on &727
)
*1281 (Wire
uid 48277,0
shape (OrthoPolyLine
uid 48278,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,251000,56500,251000"
pts [
"45750,251000"
"56500,251000"
]
)
start &440
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48282,0
va (VaSet
)
xt "46500,250000,55900,251000"
st "offset_dac_spi_o4 : (2:0)"
blo "46500,250800"
tm "WireNameMgr"
)
)
on &728
)
*1282 (Wire
uid 48285,0
shape (OrthoPolyLine
uid 48286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,252500,56500,252500"
pts [
"45750,252500"
"56500,252500"
]
)
start &442
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48290,0
va (VaSet
)
xt "46500,251500,53000,252500"
st "p_addr_o4 : (5:0)"
blo "46500,252300"
tm "WireNameMgr"
)
)
on &729
)
*1283 (Wire
uid 48293,0
shape (OrthoPolyLine
uid 48294,0
va (VaSet
vasetType 3
)
xt "45750,254000,56500,254000"
pts [
"45750,254000"
"56500,254000"
]
)
start &445
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 48297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48298,0
va (VaSet
)
xt "46500,253000,51200,254000"
st "raw_ack_o4"
blo "46500,253800"
tm "WireNameMgr"
)
)
on &730
)
*1284 (Wire
uid 48301,0
shape (OrthoPolyLine
uid 48302,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,255500,56500,255500"
pts [
"45750,255500"
"56500,255500"
]
)
start &447
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48306,0
va (VaSet
)
xt "46500,254500,53700,255500"
st "raw_dat_o4 : (13:0)"
blo "46500,255300"
tm "WireNameMgr"
)
)
on &731
)
*1285 (Wire
uid 48309,0
shape (OrthoPolyLine
uid 48310,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,257000,56500,257000"
pts [
"45750,257000"
"56500,257000"
]
)
start &452
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48314,0
va (VaSet
)
xt "46500,256000,56700,257000"
st "sa_bias_dac_spi_o4 : (2:0)"
blo "46500,256800"
tm "WireNameMgr"
)
)
on &732
)
*1286 (Wire
uid 48317,0
shape (OrthoPolyLine
uid 48318,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45750,258500,56500,258500"
pts [
"45750,258500"
"56500,258500"
]
)
start &455
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48322,0
va (VaSet
)
xt "46500,257500,53000,258500"
st "z_addr_o4 : (5:0)"
blo "46500,258300"
tm "WireNameMgr"
)
)
on &733
)
*1287 (Wire
uid 48325,0
shape (OrthoPolyLine
uid 48326,0
va (VaSet
vasetType 3
)
xt "4500,237500,15250,237500"
pts [
"4500,237500"
"15250,237500"
]
)
end &418
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48330,0
va (VaSet
)
xt "5000,236500,11600,237500"
st "adc_coadd_en_i4"
blo "5000,237300"
tm "WireNameMgr"
)
)
on &734
)
*1288 (Wire
uid 48333,0
shape (OrthoPolyLine
uid 48334,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,239000,15250,239000"
pts [
"4500,239000"
"15250,239000"
]
)
end &419
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48338,0
va (VaSet
)
xt "5000,238000,12000,239000"
st "adc_dat_i4 : (13:0)"
blo "5000,238800"
tm "WireNameMgr"
)
)
on &735
)
*1289 (Wire
uid 48341,0
shape (OrthoPolyLine
uid 48342,0
va (VaSet
vasetType 3
)
xt "4500,240500,15250,240500"
pts [
"4500,240500"
"15250,240500"
]
)
end &420
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48346,0
va (VaSet
)
xt "5000,239500,9400,240500"
st "adc_ovr_i4"
blo "5000,240300"
tm "WireNameMgr"
)
)
on &736
)
*1290 (Wire
uid 48349,0
shape (OrthoPolyLine
uid 48350,0
va (VaSet
vasetType 3
)
xt "4500,242000,15250,242000"
pts [
"4500,242000"
"15250,242000"
]
)
end &421
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48354,0
va (VaSet
)
xt "5000,241000,9400,242000"
st "adc_rdy_i4"
blo "5000,241800"
tm "WireNameMgr"
)
)
on &737
)
*1291 (Wire
uid 48357,0
shape (OrthoPolyLine
uid 48358,0
va (VaSet
vasetType 3
)
xt "4500,243500,15250,243500"
pts [
"4500,243500"
"15250,243500"
]
)
end &422
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48362,0
va (VaSet
)
xt "5000,242500,9300,243500"
st "clk_200_i4"
blo "5000,243300"
tm "WireNameMgr"
)
)
on &738
)
*1292 (Wire
uid 48365,0
shape (OrthoPolyLine
uid 48366,0
va (VaSet
vasetType 3
)
xt "4500,245500,15250,245500"
pts [
"4500,245500"
"15250,245500"
]
)
end &423
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48370,0
va (VaSet
)
xt "5000,244500,8100,245500"
st "clk_50_i4"
blo "5000,245300"
tm "WireNameMgr"
)
)
on &739
)
*1293 (Wire
uid 48373,0
shape (OrthoPolyLine
uid 48374,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,247000,15250,247000"
pts [
"4500,247000"
"15250,247000"
]
)
end &424
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48378,0
va (VaSet
)
xt "5000,246000,14100,247000"
st "coadded_addr_i4 : (5:0)"
blo "5000,246800"
tm "WireNameMgr"
)
)
on &740
)
*1294 (Wire
uid 48381,0
shape (OrthoPolyLine
uid 48382,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,248500,15250,248500"
pts [
"4500,248500"
"15250,248500"
]
)
end &426
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48386,0
va (VaSet
)
xt "5000,247500,12900,248500"
st "const_val_i4 : (13:0)"
blo "5000,248300"
tm "WireNameMgr"
)
)
on &741
)
*1295 (Wire
uid 48389,0
shape (OrthoPolyLine
uid 48390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,250000,15250,250000"
pts [
"4500,250000"
"15250,250000"
]
)
end &428
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48394,0
va (VaSet
)
xt "5000,249000,11200,250000"
st "d_dat_i4 : (31:0)"
blo "5000,249800"
tm "WireNameMgr"
)
)
on &742
)
*1296 (Wire
uid 48397,0
shape (OrthoPolyLine
uid 48398,0
va (VaSet
vasetType 3
)
xt "4500,251500,15250,251500"
pts [
"4500,251500"
"15250,251500"
]
)
end &430
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48402,0
va (VaSet
)
xt "5000,250500,10600,251500"
st "dac_dat_en_i4"
blo "5000,251300"
tm "WireNameMgr"
)
)
on &743
)
*1297 (Wire
uid 48405,0
shape (OrthoPolyLine
uid 48406,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,253500,15250,253500"
pts [
"4500,253500"
"15250,253500"
]
)
end &433
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48410,0
va (VaSet
)
xt "5000,252500,14700,253500"
st "filter_coeff_dat_i4 : (31:0)"
blo "5000,253300"
tm "WireNameMgr"
)
)
on &744
)
*1298 (Wire
uid 48413,0
shape (OrthoPolyLine
uid 48414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,255000,15250,255000"
pts [
"4500,255000"
"15250,255000"
]
)
end &434
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48418,0
va (VaSet
)
xt "5000,254000,13600,255000"
st "filtered_addr_i4 : (5:0)"
blo "5000,254800"
tm "WireNameMgr"
)
)
on &745
)
*1299 (Wire
uid 48421,0
shape (OrthoPolyLine
uid 48422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,256500,15250,256500"
pts [
"4500,256500"
"15250,256500"
]
)
end &436
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48426,0
va (VaSet
)
xt "5000,255500,12500,256500"
st "fsfb_addr_i4 : (5:0)"
blo "5000,256300"
tm "WireNameMgr"
)
)
on &746
)
*1300 (Wire
uid 48429,0
shape (OrthoPolyLine
uid 48430,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,258000,15250,258000"
pts [
"4500,258000"
"15250,258000"
]
)
end &439
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48434,0
va (VaSet
)
xt "5000,257000,11000,258000"
st "i_dat_i4 : (31:0)"
blo "5000,257800"
tm "WireNameMgr"
)
)
on &747
)
*1301 (Wire
uid 48437,0
shape (OrthoPolyLine
uid 48438,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,259500,15250,259500"
pts [
"4500,259500"
"15250,259500"
]
)
end &441
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48442,0
va (VaSet
)
xt "5000,258500,13000,259500"
st "offset_dat_i4 : (31:0)"
blo "5000,259300"
tm "WireNameMgr"
)
)
on &748
)
*1302 (Wire
uid 48445,0
shape (OrthoPolyLine
uid 48446,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,261000,15250,261000"
pts [
"4500,261000"
"15250,261000"
]
)
end &443
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48450,0
va (VaSet
)
xt "5000,260000,11200,261000"
st "p_dat_i4 : (31:0)"
blo "5000,260800"
tm "WireNameMgr"
)
)
on &749
)
*1303 (Wire
uid 48453,0
shape (OrthoPolyLine
uid 48454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,263000,15250,263000"
pts [
"4500,263000"
"15250,263000"
]
)
end &444
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48458,0
va (VaSet
)
xt "5000,262000,13300,263000"
st "ramp_amp_i4 : (13:0)"
blo "5000,262800"
tm "WireNameMgr"
)
)
on &750
)
*1304 (Wire
uid 48461,0
shape (OrthoPolyLine
uid 48462,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,264500,15250,264500"
pts [
"4500,264500"
"15250,264500"
]
)
end &446
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48466,0
va (VaSet
)
xt "5000,263500,12900,264500"
st "raw_addr_i4 : (12:0)"
blo "5000,264300"
tm "WireNameMgr"
)
)
on &751
)
*1305 (Wire
uid 48469,0
shape (OrthoPolyLine
uid 48470,0
va (VaSet
vasetType 3
)
xt "4500,266000,15250,266000"
pts [
"4500,266000"
"15250,266000"
]
)
end &448
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48474,0
va (VaSet
)
xt "5000,265000,9600,266000"
st "raw_req_i4"
blo "5000,265800"
tm "WireNameMgr"
)
)
on &752
)
*1306 (Wire
uid 48477,0
shape (OrthoPolyLine
uid 48478,0
va (VaSet
vasetType 3
)
xt "4500,267500,15250,267500"
pts [
"4500,267500"
"15250,267500"
]
)
end &449
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48482,0
va (VaSet
)
xt "5000,266500,11300,267500"
st "restart_frame_i4"
blo "5000,267300"
tm "WireNameMgr"
)
)
on &753
)
*1307 (Wire
uid 48485,0
shape (OrthoPolyLine
uid 48486,0
va (VaSet
vasetType 3
)
xt "4500,269000,15250,269000"
pts [
"4500,269000"
"15250,269000"
]
)
end &450
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48490,0
va (VaSet
)
xt "5000,268000,10500,269000"
st "row_switch_i4"
blo "5000,268800"
tm "WireNameMgr"
)
)
on &754
)
*1308 (Wire
uid 48493,0
shape (OrthoPolyLine
uid 48494,0
va (VaSet
vasetType 3
)
xt "4500,271000,15250,271000"
pts [
"4500,271000"
"15250,271000"
]
)
end &451
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48498,0
va (VaSet
)
xt "5000,270000,6900,271000"
st "rst_i4"
blo "5000,270800"
tm "WireNameMgr"
)
)
on &755
)
*1309 (Wire
uid 48501,0
shape (OrthoPolyLine
uid 48502,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,272500,15250,272500"
pts [
"4500,272500"
"15250,272500"
]
)
end &453
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48506,0
va (VaSet
)
xt "5000,271500,13800,272500"
st "sa_bias_dat_i4 : (31:0)"
blo "5000,272300"
tm "WireNameMgr"
)
)
on &756
)
*1310 (Wire
uid 48509,0
shape (OrthoPolyLine
uid 48510,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,274000,15250,274000"
pts [
"4500,274000"
"15250,274000"
]
)
end &454
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48514,0
va (VaSet
)
xt "5000,273000,13400,274000"
st "servo_mode_i4 : (1:0)"
blo "5000,273800"
tm "WireNameMgr"
)
)
on &757
)
*1311 (Wire
uid 48517,0
shape (OrthoPolyLine
uid 48518,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,275500,15250,275500"
pts [
"4500,275500"
"15250,275500"
]
)
end &456
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48522,0
va (VaSet
)
xt "5000,274500,11200,275500"
st "z_dat_i4 : (31:0)"
blo "5000,275300"
tm "WireNameMgr"
)
)
on &758
)
*1312 (Wire
uid 48525,0
shape (OrthoPolyLine
uid 48526,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4500,277000,15250,277000"
pts [
"4500,277000"
"15250,277000"
]
)
end &457
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48530,0
va (VaSet
)
xt "5000,276000,15100,277000"
st "ramp_step_size_i4 : (13:0)"
blo "5000,276800"
tm "WireNameMgr"
)
)
on &759
)
*1313 (Wire
uid 48533,0
shape (OrthoPolyLine
uid 48534,0
va (VaSet
vasetType 3
)
xt "214250,70000,225000,70000"
pts [
"214250,70000"
"225000,70000"
]
)
start &462
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 48537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48538,0
va (VaSet
)
xt "215000,69000,219500,70000"
st "adc_clk_o5"
blo "215000,69800"
tm "WireNameMgr"
)
)
on &760
)
*1314 (Wire
uid 48541,0
shape (OrthoPolyLine
uid 48542,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214250,71500,225000,71500"
pts [
"214250,71500"
"225000,71500"
]
)
start &470
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48546,0
va (VaSet
)
xt "215000,70500,224200,71500"
st "coadded_dat_o5 : (31:0)"
blo "215000,71300"
tm "WireNameMgr"
)
)
on &761
)
*1315 (Wire
uid 48549,0
shape (OrthoPolyLine
uid 48550,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214250,73000,225000,73000"
pts [
"214250,73000"
"225000,73000"
]
)
start &472
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48554,0
va (VaSet
)
xt "215000,72000,221500,73000"
st "d_addr_o5 : (5:0)"
blo "215000,72800"
tm "WireNameMgr"
)
)
on &762
)
*1316 (Wire
uid 48557,0
shape (OrthoPolyLine
uid 48558,0
va (VaSet
vasetType 3
)
xt "214250,74500,225000,74500"
pts [
"214250,74500"
"225000,74500"
]
)
start &474
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 48561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48562,0
va (VaSet
)
xt "215000,73500,219500,74500"
st "dac_clk_o5"
blo "215000,74300"
tm "WireNameMgr"
)
)
on &763
)
*1317 (Wire
uid 48565,0
shape (OrthoPolyLine
uid 48566,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214250,76000,225000,76000"
pts [
"214250,76000"
"225000,76000"
]
)
start &476
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48570,0
va (VaSet
)
xt "215000,75000,222200,76000"
st "dac_dat_o5 : (13:0)"
blo "215000,75800"
tm "WireNameMgr"
)
)
on &764
)
*1318 (Wire
uid 48573,0
shape (OrthoPolyLine
uid 48574,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214250,77500,225000,77500"
pts [
"214250,77500"
"225000,77500"
]
)
start &477
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48578,0
va (VaSet
)
xt "215000,76500,225000,77500"
st "filter_coeff_addr_o5 : (2:0)"
blo "215000,77300"
tm "WireNameMgr"
)
)
on &765
)
*1319 (Wire
uid 48581,0
shape (OrthoPolyLine
uid 48582,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214250,79000,225000,79000"
pts [
"214250,79000"
"225000,79000"
]
)
start &480
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48586,0
va (VaSet
)
xt "215000,78000,223700,79000"
st "filtered_dat_o5 : (31:0)"
blo "215000,78800"
tm "WireNameMgr"
)
)
on &766
)
*1320 (Wire
uid 48589,0
shape (OrthoPolyLine
uid 48590,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214250,80500,225000,80500"
pts [
"214250,80500"
"225000,80500"
]
)
start &482
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48594,0
va (VaSet
)
xt "215000,79500,222600,80500"
st "fsfb_dat_o5 : (31:0)"
blo "215000,80300"
tm "WireNameMgr"
)
)
on &767
)
*1321 (Wire
uid 48597,0
shape (OrthoPolyLine
uid 48598,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214250,82000,225000,82000"
pts [
"214250,82000"
"225000,82000"
]
)
start &483
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48602,0
va (VaSet
)
xt "215000,81000,221300,82000"
st "i_addr_o5 : (5:0)"
blo "215000,81800"
tm "WireNameMgr"
)
)
on &768
)
*1322 (Wire
uid 48605,0
shape (OrthoPolyLine
uid 48606,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214250,83500,225000,83500"
pts [
"214250,83500"
"225000,83500"
]
)
start &485
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48610,0
va (VaSet
)
xt "215000,82500,224400,83500"
st "offset_dac_spi_o5 : (2:0)"
blo "215000,83300"
tm "WireNameMgr"
)
)
on &769
)
*1323 (Wire
uid 48613,0
shape (OrthoPolyLine
uid 48614,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214250,85000,225000,85000"
pts [
"214250,85000"
"225000,85000"
]
)
start &487
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48618,0
va (VaSet
)
xt "215000,84000,221500,85000"
st "p_addr_o5 : (5:0)"
blo "215000,84800"
tm "WireNameMgr"
)
)
on &770
)
*1324 (Wire
uid 48621,0
shape (OrthoPolyLine
uid 48622,0
va (VaSet
vasetType 3
)
xt "214250,86500,225000,86500"
pts [
"214250,86500"
"225000,86500"
]
)
start &490
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 48625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48626,0
va (VaSet
)
xt "215000,85500,219700,86500"
st "raw_ack_o5"
blo "215000,86300"
tm "WireNameMgr"
)
)
on &771
)
*1325 (Wire
uid 48629,0
shape (OrthoPolyLine
uid 48630,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214250,88000,225000,88000"
pts [
"214250,88000"
"225000,88000"
]
)
start &492
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48634,0
va (VaSet
)
xt "215000,87000,222200,88000"
st "raw_dat_o5 : (13:0)"
blo "215000,87800"
tm "WireNameMgr"
)
)
on &772
)
*1326 (Wire
uid 48637,0
shape (OrthoPolyLine
uid 48638,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214250,89500,225000,89500"
pts [
"214250,89500"
"225000,89500"
]
)
start &497
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48642,0
va (VaSet
)
xt "215000,88500,225200,89500"
st "sa_bias_dac_spi_o5 : (2:0)"
blo "215000,89300"
tm "WireNameMgr"
)
)
on &773
)
*1327 (Wire
uid 48645,0
shape (OrthoPolyLine
uid 48646,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214250,91000,225000,91000"
pts [
"214250,91000"
"225000,91000"
]
)
start &500
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48649,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48650,0
va (VaSet
)
xt "215000,90000,221500,91000"
st "z_addr_o5 : (5:0)"
blo "215000,90800"
tm "WireNameMgr"
)
)
on &774
)
*1328 (Wire
uid 48653,0
shape (OrthoPolyLine
uid 48654,0
va (VaSet
vasetType 3
)
xt "173000,70000,183750,70000"
pts [
"173000,70000"
"183750,70000"
]
)
end &463
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48658,0
va (VaSet
)
xt "173500,69000,180100,70000"
st "adc_coadd_en_i5"
blo "173500,69800"
tm "WireNameMgr"
)
)
on &775
)
*1329 (Wire
uid 48661,0
shape (OrthoPolyLine
uid 48662,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,71500,183750,71500"
pts [
"173000,71500"
"183750,71500"
]
)
end &464
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48666,0
va (VaSet
)
xt "173500,70500,180500,71500"
st "adc_dat_i5 : (13:0)"
blo "173500,71300"
tm "WireNameMgr"
)
)
on &776
)
*1330 (Wire
uid 48669,0
shape (OrthoPolyLine
uid 48670,0
va (VaSet
vasetType 3
)
xt "173000,73000,183750,73000"
pts [
"173000,73000"
"183750,73000"
]
)
end &465
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48673,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48674,0
va (VaSet
)
xt "173500,72000,177900,73000"
st "adc_ovr_i5"
blo "173500,72800"
tm "WireNameMgr"
)
)
on &777
)
*1331 (Wire
uid 48677,0
shape (OrthoPolyLine
uid 48678,0
va (VaSet
vasetType 3
)
xt "173000,74500,183750,74500"
pts [
"173000,74500"
"183750,74500"
]
)
end &466
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48682,0
va (VaSet
)
xt "173500,73500,177900,74500"
st "adc_rdy_i5"
blo "173500,74300"
tm "WireNameMgr"
)
)
on &778
)
*1332 (Wire
uid 48685,0
shape (OrthoPolyLine
uid 48686,0
va (VaSet
vasetType 3
)
xt "173000,76000,183750,76000"
pts [
"173000,76000"
"183750,76000"
]
)
end &467
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48690,0
va (VaSet
)
xt "173500,75000,177800,76000"
st "clk_200_i5"
blo "173500,75800"
tm "WireNameMgr"
)
)
on &779
)
*1333 (Wire
uid 48693,0
shape (OrthoPolyLine
uid 48694,0
va (VaSet
vasetType 3
)
xt "173000,78000,183750,78000"
pts [
"173000,78000"
"183750,78000"
]
)
end &468
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48698,0
va (VaSet
)
xt "173500,77000,176600,78000"
st "clk_50_i5"
blo "173500,77800"
tm "WireNameMgr"
)
)
on &780
)
*1334 (Wire
uid 48701,0
shape (OrthoPolyLine
uid 48702,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,79500,183750,79500"
pts [
"173000,79500"
"183750,79500"
]
)
end &469
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48706,0
va (VaSet
)
xt "173500,78500,182600,79500"
st "coadded_addr_i5 : (5:0)"
blo "173500,79300"
tm "WireNameMgr"
)
)
on &781
)
*1335 (Wire
uid 48709,0
shape (OrthoPolyLine
uid 48710,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,81000,183750,81000"
pts [
"173000,81000"
"183750,81000"
]
)
end &471
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48714,0
va (VaSet
)
xt "173500,80000,181400,81000"
st "const_val_i5 : (13:0)"
blo "173500,80800"
tm "WireNameMgr"
)
)
on &782
)
*1336 (Wire
uid 48717,0
shape (OrthoPolyLine
uid 48718,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,82500,183750,82500"
pts [
"173000,82500"
"183750,82500"
]
)
end &473
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48722,0
va (VaSet
)
xt "173500,81500,179700,82500"
st "d_dat_i5 : (31:0)"
blo "173500,82300"
tm "WireNameMgr"
)
)
on &783
)
*1337 (Wire
uid 48725,0
shape (OrthoPolyLine
uid 48726,0
va (VaSet
vasetType 3
)
xt "173000,84000,183750,84000"
pts [
"173000,84000"
"183750,84000"
]
)
end &475
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48730,0
va (VaSet
)
xt "173500,83000,179100,84000"
st "dac_dat_en_i5"
blo "173500,83800"
tm "WireNameMgr"
)
)
on &784
)
*1338 (Wire
uid 48733,0
shape (OrthoPolyLine
uid 48734,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,86000,183750,86000"
pts [
"173000,86000"
"183750,86000"
]
)
end &478
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48738,0
va (VaSet
)
xt "173500,85000,183200,86000"
st "filter_coeff_dat_i5 : (31:0)"
blo "173500,85800"
tm "WireNameMgr"
)
)
on &785
)
*1339 (Wire
uid 48741,0
shape (OrthoPolyLine
uid 48742,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,87500,183750,87500"
pts [
"173000,87500"
"183750,87500"
]
)
end &479
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48746,0
va (VaSet
)
xt "173500,86500,182100,87500"
st "filtered_addr_i5 : (5:0)"
blo "173500,87300"
tm "WireNameMgr"
)
)
on &786
)
*1340 (Wire
uid 48749,0
shape (OrthoPolyLine
uid 48750,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,89000,183750,89000"
pts [
"173000,89000"
"183750,89000"
]
)
end &481
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48754,0
va (VaSet
)
xt "173500,88000,181000,89000"
st "fsfb_addr_i5 : (5:0)"
blo "173500,88800"
tm "WireNameMgr"
)
)
on &787
)
*1341 (Wire
uid 48757,0
shape (OrthoPolyLine
uid 48758,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,90500,183750,90500"
pts [
"173000,90500"
"183750,90500"
]
)
end &484
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48762,0
va (VaSet
)
xt "173500,89500,179500,90500"
st "i_dat_i5 : (31:0)"
blo "173500,90300"
tm "WireNameMgr"
)
)
on &788
)
*1342 (Wire
uid 48765,0
shape (OrthoPolyLine
uid 48766,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,92000,183750,92000"
pts [
"173000,92000"
"183750,92000"
]
)
end &486
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48770,0
va (VaSet
)
xt "173500,91000,181500,92000"
st "offset_dat_i5 : (31:0)"
blo "173500,91800"
tm "WireNameMgr"
)
)
on &789
)
*1343 (Wire
uid 48773,0
shape (OrthoPolyLine
uid 48774,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,93500,183750,93500"
pts [
"173000,93500"
"183750,93500"
]
)
end &488
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48777,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48778,0
va (VaSet
)
xt "173500,92500,179700,93500"
st "p_dat_i5 : (31:0)"
blo "173500,93300"
tm "WireNameMgr"
)
)
on &790
)
*1344 (Wire
uid 48781,0
shape (OrthoPolyLine
uid 48782,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,95500,183750,95500"
pts [
"173000,95500"
"183750,95500"
]
)
end &489
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48786,0
va (VaSet
)
xt "173500,94500,181800,95500"
st "ramp_amp_i5 : (13:0)"
blo "173500,95300"
tm "WireNameMgr"
)
)
on &791
)
*1345 (Wire
uid 48789,0
shape (OrthoPolyLine
uid 48790,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,97000,183750,97000"
pts [
"173000,97000"
"183750,97000"
]
)
end &491
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48794,0
va (VaSet
)
xt "173500,96000,181400,97000"
st "raw_addr_i5 : (12:0)"
blo "173500,96800"
tm "WireNameMgr"
)
)
on &792
)
*1346 (Wire
uid 48797,0
shape (OrthoPolyLine
uid 48798,0
va (VaSet
vasetType 3
)
xt "173000,98500,183750,98500"
pts [
"173000,98500"
"183750,98500"
]
)
end &493
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48802,0
va (VaSet
)
xt "173500,97500,178100,98500"
st "raw_req_i5"
blo "173500,98300"
tm "WireNameMgr"
)
)
on &793
)
*1347 (Wire
uid 48805,0
shape (OrthoPolyLine
uid 48806,0
va (VaSet
vasetType 3
)
xt "173000,100000,183750,100000"
pts [
"173000,100000"
"183750,100000"
]
)
end &494
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48810,0
va (VaSet
)
xt "173500,99000,179800,100000"
st "restart_frame_i5"
blo "173500,99800"
tm "WireNameMgr"
)
)
on &794
)
*1348 (Wire
uid 48813,0
shape (OrthoPolyLine
uid 48814,0
va (VaSet
vasetType 3
)
xt "173000,101500,183750,101500"
pts [
"173000,101500"
"183750,101500"
]
)
end &495
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48818,0
va (VaSet
)
xt "173500,100500,179000,101500"
st "row_switch_i5"
blo "173500,101300"
tm "WireNameMgr"
)
)
on &795
)
*1349 (Wire
uid 48821,0
shape (OrthoPolyLine
uid 48822,0
va (VaSet
vasetType 3
)
xt "173000,103500,183750,103500"
pts [
"173000,103500"
"183750,103500"
]
)
end &496
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48826,0
va (VaSet
)
xt "173500,102500,175400,103500"
st "rst_i5"
blo "173500,103300"
tm "WireNameMgr"
)
)
on &796
)
*1350 (Wire
uid 48829,0
shape (OrthoPolyLine
uid 48830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,105000,183750,105000"
pts [
"173000,105000"
"183750,105000"
]
)
end &498
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48834,0
va (VaSet
)
xt "173500,104000,182300,105000"
st "sa_bias_dat_i5 : (31:0)"
blo "173500,104800"
tm "WireNameMgr"
)
)
on &797
)
*1351 (Wire
uid 48837,0
shape (OrthoPolyLine
uid 48838,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,106500,183750,106500"
pts [
"173000,106500"
"183750,106500"
]
)
end &499
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48842,0
va (VaSet
)
xt "173500,105500,181900,106500"
st "servo_mode_i5 : (1:0)"
blo "173500,106300"
tm "WireNameMgr"
)
)
on &798
)
*1352 (Wire
uid 48845,0
shape (OrthoPolyLine
uid 48846,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,108000,183750,108000"
pts [
"173000,108000"
"183750,108000"
]
)
end &501
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48850,0
va (VaSet
)
xt "173500,107000,179700,108000"
st "z_dat_i5 : (31:0)"
blo "173500,107800"
tm "WireNameMgr"
)
)
on &799
)
*1353 (Wire
uid 48853,0
shape (OrthoPolyLine
uid 48854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173000,109500,183750,109500"
pts [
"173000,109500"
"183750,109500"
]
)
end &502
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48858,0
va (VaSet
)
xt "173500,108500,183600,109500"
st "ramp_step_size_i5 : (13:0)"
blo "173500,109300"
tm "WireNameMgr"
)
)
on &800
)
*1354 (Wire
uid 48861,0
shape (OrthoPolyLine
uid 48862,0
va (VaSet
vasetType 3
)
xt "213750,124000,224500,124000"
pts [
"213750,124000"
"224500,124000"
]
)
start &507
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 48865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48866,0
va (VaSet
)
xt "214500,123000,219000,124000"
st "adc_clk_o6"
blo "214500,123800"
tm "WireNameMgr"
)
)
on &801
)
*1355 (Wire
uid 48869,0
shape (OrthoPolyLine
uid 48870,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,125500,224500,125500"
pts [
"213750,125500"
"224500,125500"
]
)
start &515
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48874,0
va (VaSet
)
xt "214500,124500,223700,125500"
st "coadded_dat_o6 : (31:0)"
blo "214500,125300"
tm "WireNameMgr"
)
)
on &802
)
*1356 (Wire
uid 48877,0
shape (OrthoPolyLine
uid 48878,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,127000,224500,127000"
pts [
"213750,127000"
"224500,127000"
]
)
start &517
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48882,0
va (VaSet
)
xt "214500,126000,221000,127000"
st "d_addr_o6 : (5:0)"
blo "214500,126800"
tm "WireNameMgr"
)
)
on &803
)
*1357 (Wire
uid 48885,0
shape (OrthoPolyLine
uid 48886,0
va (VaSet
vasetType 3
)
xt "213750,128500,224500,128500"
pts [
"213750,128500"
"224500,128500"
]
)
start &519
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 48889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48890,0
va (VaSet
)
xt "214500,127500,219000,128500"
st "dac_clk_o6"
blo "214500,128300"
tm "WireNameMgr"
)
)
on &804
)
*1358 (Wire
uid 48893,0
shape (OrthoPolyLine
uid 48894,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,130000,224500,130000"
pts [
"213750,130000"
"224500,130000"
]
)
start &521
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48898,0
va (VaSet
)
xt "214500,129000,221700,130000"
st "dac_dat_o6 : (13:0)"
blo "214500,129800"
tm "WireNameMgr"
)
)
on &805
)
*1359 (Wire
uid 48901,0
shape (OrthoPolyLine
uid 48902,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,131500,224500,131500"
pts [
"213750,131500"
"224500,131500"
]
)
start &522
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48906,0
va (VaSet
)
xt "214500,130500,224500,131500"
st "filter_coeff_addr_o6 : (2:0)"
blo "214500,131300"
tm "WireNameMgr"
)
)
on &806
)
*1360 (Wire
uid 48909,0
shape (OrthoPolyLine
uid 48910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,133000,224500,133000"
pts [
"213750,133000"
"224500,133000"
]
)
start &525
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48914,0
va (VaSet
)
xt "214500,132000,223200,133000"
st "filtered_dat_o6 : (31:0)"
blo "214500,132800"
tm "WireNameMgr"
)
)
on &807
)
*1361 (Wire
uid 48917,0
shape (OrthoPolyLine
uid 48918,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,134500,224500,134500"
pts [
"213750,134500"
"224500,134500"
]
)
start &527
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48922,0
va (VaSet
)
xt "214500,133500,222100,134500"
st "fsfb_dat_o6 : (31:0)"
blo "214500,134300"
tm "WireNameMgr"
)
)
on &808
)
*1362 (Wire
uid 48925,0
shape (OrthoPolyLine
uid 48926,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,136000,224500,136000"
pts [
"213750,136000"
"224500,136000"
]
)
start &528
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48930,0
va (VaSet
)
xt "214500,135000,220800,136000"
st "i_addr_o6 : (5:0)"
blo "214500,135800"
tm "WireNameMgr"
)
)
on &809
)
*1363 (Wire
uid 48933,0
shape (OrthoPolyLine
uid 48934,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,137500,224500,137500"
pts [
"213750,137500"
"224500,137500"
]
)
start &530
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48938,0
va (VaSet
)
xt "214500,136500,223900,137500"
st "offset_dac_spi_o6 : (2:0)"
blo "214500,137300"
tm "WireNameMgr"
)
)
on &810
)
*1364 (Wire
uid 48941,0
shape (OrthoPolyLine
uid 48942,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,139000,224500,139000"
pts [
"213750,139000"
"224500,139000"
]
)
start &532
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48946,0
va (VaSet
)
xt "214500,138000,221000,139000"
st "p_addr_o6 : (5:0)"
blo "214500,138800"
tm "WireNameMgr"
)
)
on &811
)
*1365 (Wire
uid 48949,0
shape (OrthoPolyLine
uid 48950,0
va (VaSet
vasetType 3
)
xt "213750,140500,224500,140500"
pts [
"213750,140500"
"224500,140500"
]
)
start &535
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 48953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48954,0
va (VaSet
)
xt "214500,139500,219200,140500"
st "raw_ack_o6"
blo "214500,140300"
tm "WireNameMgr"
)
)
on &812
)
*1366 (Wire
uid 48957,0
shape (OrthoPolyLine
uid 48958,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,142000,224500,142000"
pts [
"213750,142000"
"224500,142000"
]
)
start &537
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48962,0
va (VaSet
)
xt "214500,141000,221700,142000"
st "raw_dat_o6 : (13:0)"
blo "214500,141800"
tm "WireNameMgr"
)
)
on &813
)
*1367 (Wire
uid 48965,0
shape (OrthoPolyLine
uid 48966,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,143500,224500,143500"
pts [
"213750,143500"
"224500,143500"
]
)
start &542
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48970,0
va (VaSet
)
xt "214500,142500,224700,143500"
st "sa_bias_dac_spi_o6 : (2:0)"
blo "214500,143300"
tm "WireNameMgr"
)
)
on &814
)
*1368 (Wire
uid 48973,0
shape (OrthoPolyLine
uid 48974,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,145000,224500,145000"
pts [
"213750,145000"
"224500,145000"
]
)
start &545
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 48977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48978,0
va (VaSet
)
xt "214500,144000,221000,145000"
st "z_addr_o6 : (5:0)"
blo "214500,144800"
tm "WireNameMgr"
)
)
on &815
)
*1369 (Wire
uid 48981,0
shape (OrthoPolyLine
uid 48982,0
va (VaSet
vasetType 3
)
xt "172500,124000,183250,124000"
pts [
"172500,124000"
"183250,124000"
]
)
end &508
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 48985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48986,0
va (VaSet
)
xt "173000,123000,179600,124000"
st "adc_coadd_en_i6"
blo "173000,123800"
tm "WireNameMgr"
)
)
on &816
)
*1370 (Wire
uid 48989,0
shape (OrthoPolyLine
uid 48990,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,125500,183250,125500"
pts [
"172500,125500"
"183250,125500"
]
)
end &509
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 48993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48994,0
va (VaSet
)
xt "173000,124500,180000,125500"
st "adc_dat_i6 : (13:0)"
blo "173000,125300"
tm "WireNameMgr"
)
)
on &817
)
*1371 (Wire
uid 48997,0
shape (OrthoPolyLine
uid 48998,0
va (VaSet
vasetType 3
)
xt "172500,127000,183250,127000"
pts [
"172500,127000"
"183250,127000"
]
)
end &510
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49002,0
va (VaSet
)
xt "173000,126000,177400,127000"
st "adc_ovr_i6"
blo "173000,126800"
tm "WireNameMgr"
)
)
on &818
)
*1372 (Wire
uid 49005,0
shape (OrthoPolyLine
uid 49006,0
va (VaSet
vasetType 3
)
xt "172500,128500,183250,128500"
pts [
"172500,128500"
"183250,128500"
]
)
end &511
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49010,0
va (VaSet
)
xt "173000,127500,177400,128500"
st "adc_rdy_i6"
blo "173000,128300"
tm "WireNameMgr"
)
)
on &819
)
*1373 (Wire
uid 49013,0
shape (OrthoPolyLine
uid 49014,0
va (VaSet
vasetType 3
)
xt "172500,130000,183250,130000"
pts [
"172500,130000"
"183250,130000"
]
)
end &512
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49018,0
va (VaSet
)
xt "173000,129000,177300,130000"
st "clk_200_i6"
blo "173000,129800"
tm "WireNameMgr"
)
)
on &820
)
*1374 (Wire
uid 49021,0
shape (OrthoPolyLine
uid 49022,0
va (VaSet
vasetType 3
)
xt "172500,132000,183250,132000"
pts [
"172500,132000"
"183250,132000"
]
)
end &513
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49026,0
va (VaSet
)
xt "173000,131000,176100,132000"
st "clk_50_i6"
blo "173000,131800"
tm "WireNameMgr"
)
)
on &821
)
*1375 (Wire
uid 49029,0
shape (OrthoPolyLine
uid 49030,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,133500,183250,133500"
pts [
"172500,133500"
"183250,133500"
]
)
end &514
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49034,0
va (VaSet
)
xt "173000,132500,182100,133500"
st "coadded_addr_i6 : (5:0)"
blo "173000,133300"
tm "WireNameMgr"
)
)
on &822
)
*1376 (Wire
uid 49037,0
shape (OrthoPolyLine
uid 49038,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,135000,183250,135000"
pts [
"172500,135000"
"183250,135000"
]
)
end &516
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49042,0
va (VaSet
)
xt "173000,134000,180900,135000"
st "const_val_i6 : (13:0)"
blo "173000,134800"
tm "WireNameMgr"
)
)
on &823
)
*1377 (Wire
uid 49045,0
shape (OrthoPolyLine
uid 49046,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,136500,183250,136500"
pts [
"172500,136500"
"183250,136500"
]
)
end &518
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49050,0
va (VaSet
)
xt "173000,135500,179200,136500"
st "d_dat_i6 : (31:0)"
blo "173000,136300"
tm "WireNameMgr"
)
)
on &824
)
*1378 (Wire
uid 49053,0
shape (OrthoPolyLine
uid 49054,0
va (VaSet
vasetType 3
)
xt "172500,138000,183250,138000"
pts [
"172500,138000"
"183250,138000"
]
)
end &520
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49058,0
va (VaSet
)
xt "173000,137000,178600,138000"
st "dac_dat_en_i6"
blo "173000,137800"
tm "WireNameMgr"
)
)
on &825
)
*1379 (Wire
uid 49061,0
shape (OrthoPolyLine
uid 49062,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,140000,183250,140000"
pts [
"172500,140000"
"183250,140000"
]
)
end &523
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49066,0
va (VaSet
)
xt "173000,139000,182700,140000"
st "filter_coeff_dat_i6 : (31:0)"
blo "173000,139800"
tm "WireNameMgr"
)
)
on &826
)
*1380 (Wire
uid 49069,0
shape (OrthoPolyLine
uid 49070,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,141500,183250,141500"
pts [
"172500,141500"
"183250,141500"
]
)
end &524
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49074,0
va (VaSet
)
xt "173000,140500,181600,141500"
st "filtered_addr_i6 : (5:0)"
blo "173000,141300"
tm "WireNameMgr"
)
)
on &827
)
*1381 (Wire
uid 49077,0
shape (OrthoPolyLine
uid 49078,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,143000,183250,143000"
pts [
"172500,143000"
"183250,143000"
]
)
end &526
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49082,0
va (VaSet
)
xt "173000,142000,180500,143000"
st "fsfb_addr_i6 : (5:0)"
blo "173000,142800"
tm "WireNameMgr"
)
)
on &828
)
*1382 (Wire
uid 49085,0
shape (OrthoPolyLine
uid 49086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,144500,183250,144500"
pts [
"172500,144500"
"183250,144500"
]
)
end &529
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49090,0
va (VaSet
)
xt "173000,143500,179000,144500"
st "i_dat_i6 : (31:0)"
blo "173000,144300"
tm "WireNameMgr"
)
)
on &829
)
*1383 (Wire
uid 49093,0
shape (OrthoPolyLine
uid 49094,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,146000,183250,146000"
pts [
"172500,146000"
"183250,146000"
]
)
end &531
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49098,0
va (VaSet
)
xt "173000,145000,181000,146000"
st "offset_dat_i6 : (31:0)"
blo "173000,145800"
tm "WireNameMgr"
)
)
on &830
)
*1384 (Wire
uid 49101,0
shape (OrthoPolyLine
uid 49102,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,147500,183250,147500"
pts [
"172500,147500"
"183250,147500"
]
)
end &533
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49106,0
va (VaSet
)
xt "173000,146500,179200,147500"
st "p_dat_i6 : (31:0)"
blo "173000,147300"
tm "WireNameMgr"
)
)
on &831
)
*1385 (Wire
uid 49109,0
shape (OrthoPolyLine
uid 49110,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,149500,183250,149500"
pts [
"172500,149500"
"183250,149500"
]
)
end &534
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49114,0
va (VaSet
)
xt "173000,148500,181300,149500"
st "ramp_amp_i6 : (13:0)"
blo "173000,149300"
tm "WireNameMgr"
)
)
on &832
)
*1386 (Wire
uid 49117,0
shape (OrthoPolyLine
uid 49118,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,151000,183250,151000"
pts [
"172500,151000"
"183250,151000"
]
)
end &536
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49122,0
va (VaSet
)
xt "173000,150000,180900,151000"
st "raw_addr_i6 : (12:0)"
blo "173000,150800"
tm "WireNameMgr"
)
)
on &833
)
*1387 (Wire
uid 49125,0
shape (OrthoPolyLine
uid 49126,0
va (VaSet
vasetType 3
)
xt "172500,152500,183250,152500"
pts [
"172500,152500"
"183250,152500"
]
)
end &538
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49130,0
va (VaSet
)
xt "173000,151500,177600,152500"
st "raw_req_i6"
blo "173000,152300"
tm "WireNameMgr"
)
)
on &834
)
*1388 (Wire
uid 49133,0
shape (OrthoPolyLine
uid 49134,0
va (VaSet
vasetType 3
)
xt "172500,154000,183250,154000"
pts [
"172500,154000"
"183250,154000"
]
)
end &539
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49138,0
va (VaSet
)
xt "173000,153000,179300,154000"
st "restart_frame_i6"
blo "173000,153800"
tm "WireNameMgr"
)
)
on &835
)
*1389 (Wire
uid 49141,0
shape (OrthoPolyLine
uid 49142,0
va (VaSet
vasetType 3
)
xt "172500,155500,183250,155500"
pts [
"172500,155500"
"183250,155500"
]
)
end &540
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49146,0
va (VaSet
)
xt "173000,154500,178500,155500"
st "row_switch_i6"
blo "173000,155300"
tm "WireNameMgr"
)
)
on &836
)
*1390 (Wire
uid 49149,0
shape (OrthoPolyLine
uid 49150,0
va (VaSet
vasetType 3
)
xt "172500,157500,183250,157500"
pts [
"172500,157500"
"183250,157500"
]
)
end &541
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49154,0
va (VaSet
)
xt "173000,156500,174900,157500"
st "rst_i6"
blo "173000,157300"
tm "WireNameMgr"
)
)
on &837
)
*1391 (Wire
uid 49157,0
shape (OrthoPolyLine
uid 49158,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,159000,183250,159000"
pts [
"172500,159000"
"183250,159000"
]
)
end &543
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49162,0
va (VaSet
)
xt "173000,158000,181800,159000"
st "sa_bias_dat_i6 : (31:0)"
blo "173000,158800"
tm "WireNameMgr"
)
)
on &838
)
*1392 (Wire
uid 49165,0
shape (OrthoPolyLine
uid 49166,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,160500,183250,160500"
pts [
"172500,160500"
"183250,160500"
]
)
end &544
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49170,0
va (VaSet
)
xt "173000,159500,181400,160500"
st "servo_mode_i6 : (1:0)"
blo "173000,160300"
tm "WireNameMgr"
)
)
on &839
)
*1393 (Wire
uid 49173,0
shape (OrthoPolyLine
uid 49174,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,162000,183250,162000"
pts [
"172500,162000"
"183250,162000"
]
)
end &546
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49178,0
va (VaSet
)
xt "173000,161000,179200,162000"
st "z_dat_i6 : (31:0)"
blo "173000,161800"
tm "WireNameMgr"
)
)
on &840
)
*1394 (Wire
uid 49181,0
shape (OrthoPolyLine
uid 49182,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,163500,183250,163500"
pts [
"172500,163500"
"183250,163500"
]
)
end &547
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49186,0
va (VaSet
)
xt "173000,162500,183100,163500"
st "ramp_step_size_i6 : (13:0)"
blo "173000,163300"
tm "WireNameMgr"
)
)
on &841
)
*1395 (Wire
uid 49189,0
shape (OrthoPolyLine
uid 49190,0
va (VaSet
vasetType 3
)
xt "213750,183000,224500,183000"
pts [
"213750,183000"
"224500,183000"
]
)
start &552
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 49193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49194,0
va (VaSet
)
xt "214500,182000,219000,183000"
st "adc_clk_o7"
blo "214500,182800"
tm "WireNameMgr"
)
)
on &842
)
*1396 (Wire
uid 49197,0
shape (OrthoPolyLine
uid 49198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,184500,224500,184500"
pts [
"213750,184500"
"224500,184500"
]
)
start &560
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 49201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49202,0
va (VaSet
)
xt "214500,183500,223700,184500"
st "coadded_dat_o7 : (31:0)"
blo "214500,184300"
tm "WireNameMgr"
)
)
on &843
)
*1397 (Wire
uid 49205,0
shape (OrthoPolyLine
uid 49206,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,186000,224500,186000"
pts [
"213750,186000"
"224500,186000"
]
)
start &562
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 49209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49210,0
va (VaSet
)
xt "214500,185000,221000,186000"
st "d_addr_o7 : (5:0)"
blo "214500,185800"
tm "WireNameMgr"
)
)
on &844
)
*1398 (Wire
uid 49213,0
shape (OrthoPolyLine
uid 49214,0
va (VaSet
vasetType 3
)
xt "213750,187500,224500,187500"
pts [
"213750,187500"
"224500,187500"
]
)
start &564
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 49217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49218,0
va (VaSet
)
xt "214500,186500,219000,187500"
st "dac_clk_o7"
blo "214500,187300"
tm "WireNameMgr"
)
)
on &845
)
*1399 (Wire
uid 49221,0
shape (OrthoPolyLine
uid 49222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,189000,224500,189000"
pts [
"213750,189000"
"224500,189000"
]
)
start &566
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 49225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49226,0
va (VaSet
)
xt "214500,188000,221700,189000"
st "dac_dat_o7 : (13:0)"
blo "214500,188800"
tm "WireNameMgr"
)
)
on &846
)
*1400 (Wire
uid 49229,0
shape (OrthoPolyLine
uid 49230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,190500,224500,190500"
pts [
"213750,190500"
"224500,190500"
]
)
start &567
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 49233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49234,0
va (VaSet
)
xt "214500,189500,224500,190500"
st "filter_coeff_addr_o7 : (2:0)"
blo "214500,190300"
tm "WireNameMgr"
)
)
on &847
)
*1401 (Wire
uid 49237,0
shape (OrthoPolyLine
uid 49238,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,192000,224500,192000"
pts [
"213750,192000"
"224500,192000"
]
)
start &570
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 49241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49242,0
va (VaSet
)
xt "214500,191000,223200,192000"
st "filtered_dat_o7 : (31:0)"
blo "214500,191800"
tm "WireNameMgr"
)
)
on &848
)
*1402 (Wire
uid 49245,0
shape (OrthoPolyLine
uid 49246,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,193500,224500,193500"
pts [
"213750,193500"
"224500,193500"
]
)
start &572
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 49249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49250,0
va (VaSet
)
xt "214500,192500,222100,193500"
st "fsfb_dat_o7 : (31:0)"
blo "214500,193300"
tm "WireNameMgr"
)
)
on &849
)
*1403 (Wire
uid 49253,0
shape (OrthoPolyLine
uid 49254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,195000,224500,195000"
pts [
"213750,195000"
"224500,195000"
]
)
start &573
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 49257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49258,0
va (VaSet
)
xt "214500,194000,220800,195000"
st "i_addr_o7 : (5:0)"
blo "214500,194800"
tm "WireNameMgr"
)
)
on &850
)
*1404 (Wire
uid 49261,0
shape (OrthoPolyLine
uid 49262,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,196500,224500,196500"
pts [
"213750,196500"
"224500,196500"
]
)
start &575
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 49265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49266,0
va (VaSet
)
xt "214500,195500,223900,196500"
st "offset_dac_spi_o7 : (2:0)"
blo "214500,196300"
tm "WireNameMgr"
)
)
on &851
)
*1405 (Wire
uid 49269,0
shape (OrthoPolyLine
uid 49270,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,198000,224500,198000"
pts [
"213750,198000"
"224500,198000"
]
)
start &577
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 49273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49274,0
va (VaSet
)
xt "214500,197000,221000,198000"
st "p_addr_o7 : (5:0)"
blo "214500,197800"
tm "WireNameMgr"
)
)
on &852
)
*1406 (Wire
uid 49277,0
shape (OrthoPolyLine
uid 49278,0
va (VaSet
vasetType 3
)
xt "213750,199500,224500,199500"
pts [
"213750,199500"
"224500,199500"
]
)
start &580
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 49281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49282,0
va (VaSet
)
xt "214500,198500,219200,199500"
st "raw_ack_o7"
blo "214500,199300"
tm "WireNameMgr"
)
)
on &853
)
*1407 (Wire
uid 49285,0
shape (OrthoPolyLine
uid 49286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,201000,224500,201000"
pts [
"213750,201000"
"224500,201000"
]
)
start &582
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 49289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49290,0
va (VaSet
)
xt "214500,200000,221700,201000"
st "raw_dat_o7 : (13:0)"
blo "214500,200800"
tm "WireNameMgr"
)
)
on &854
)
*1408 (Wire
uid 49293,0
shape (OrthoPolyLine
uid 49294,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,202500,224500,202500"
pts [
"213750,202500"
"224500,202500"
]
)
start &587
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 49297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49298,0
va (VaSet
)
xt "214500,201500,224700,202500"
st "sa_bias_dac_spi_o7 : (2:0)"
blo "214500,202300"
tm "WireNameMgr"
)
)
on &855
)
*1409 (Wire
uid 49301,0
shape (OrthoPolyLine
uid 49302,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "213750,204000,224500,204000"
pts [
"213750,204000"
"224500,204000"
]
)
start &590
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 49305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49306,0
va (VaSet
)
xt "214500,203000,221000,204000"
st "z_addr_o7 : (5:0)"
blo "214500,203800"
tm "WireNameMgr"
)
)
on &856
)
*1410 (Wire
uid 49309,0
shape (OrthoPolyLine
uid 49310,0
va (VaSet
vasetType 3
)
xt "172500,183000,183250,183000"
pts [
"172500,183000"
"183250,183000"
]
)
end &553
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49314,0
va (VaSet
)
xt "173000,182000,179600,183000"
st "adc_coadd_en_i7"
blo "173000,182800"
tm "WireNameMgr"
)
)
on &857
)
*1411 (Wire
uid 49317,0
shape (OrthoPolyLine
uid 49318,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,184500,183250,184500"
pts [
"172500,184500"
"183250,184500"
]
)
end &554
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49322,0
va (VaSet
)
xt "173000,183500,180000,184500"
st "adc_dat_i7 : (13:0)"
blo "173000,184300"
tm "WireNameMgr"
)
)
on &858
)
*1412 (Wire
uid 49325,0
shape (OrthoPolyLine
uid 49326,0
va (VaSet
vasetType 3
)
xt "172500,186000,183250,186000"
pts [
"172500,186000"
"183250,186000"
]
)
end &555
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49330,0
va (VaSet
)
xt "173000,185000,177400,186000"
st "adc_ovr_i7"
blo "173000,185800"
tm "WireNameMgr"
)
)
on &859
)
*1413 (Wire
uid 49333,0
shape (OrthoPolyLine
uid 49334,0
va (VaSet
vasetType 3
)
xt "172500,187500,183250,187500"
pts [
"172500,187500"
"183250,187500"
]
)
end &556
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49338,0
va (VaSet
)
xt "173000,186500,177400,187500"
st "adc_rdy_i7"
blo "173000,187300"
tm "WireNameMgr"
)
)
on &860
)
*1414 (Wire
uid 49341,0
shape (OrthoPolyLine
uid 49342,0
va (VaSet
vasetType 3
)
xt "172500,189000,183250,189000"
pts [
"172500,189000"
"183250,189000"
]
)
end &557
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49346,0
va (VaSet
)
xt "173000,188000,177300,189000"
st "clk_200_i7"
blo "173000,188800"
tm "WireNameMgr"
)
)
on &861
)
*1415 (Wire
uid 49349,0
shape (OrthoPolyLine
uid 49350,0
va (VaSet
vasetType 3
)
xt "172500,191000,183250,191000"
pts [
"172500,191000"
"183250,191000"
]
)
end &558
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49354,0
va (VaSet
)
xt "173000,190000,176100,191000"
st "clk_50_i7"
blo "173000,190800"
tm "WireNameMgr"
)
)
on &862
)
*1416 (Wire
uid 49357,0
shape (OrthoPolyLine
uid 49358,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,192500,183250,192500"
pts [
"172500,192500"
"183250,192500"
]
)
end &559
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49362,0
va (VaSet
)
xt "173000,191500,182100,192500"
st "coadded_addr_i7 : (5:0)"
blo "173000,192300"
tm "WireNameMgr"
)
)
on &863
)
*1417 (Wire
uid 49365,0
shape (OrthoPolyLine
uid 49366,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,194000,183250,194000"
pts [
"172500,194000"
"183250,194000"
]
)
end &561
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49370,0
va (VaSet
)
xt "173000,193000,180900,194000"
st "const_val_i7 : (13:0)"
blo "173000,193800"
tm "WireNameMgr"
)
)
on &864
)
*1418 (Wire
uid 49373,0
shape (OrthoPolyLine
uid 49374,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,195500,183250,195500"
pts [
"172500,195500"
"183250,195500"
]
)
end &563
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49378,0
va (VaSet
)
xt "173000,194500,179200,195500"
st "d_dat_i7 : (31:0)"
blo "173000,195300"
tm "WireNameMgr"
)
)
on &865
)
*1419 (Wire
uid 49381,0
shape (OrthoPolyLine
uid 49382,0
va (VaSet
vasetType 3
)
xt "172500,197000,183250,197000"
pts [
"172500,197000"
"183250,197000"
]
)
end &565
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49386,0
va (VaSet
)
xt "173000,196000,178600,197000"
st "dac_dat_en_i7"
blo "173000,196800"
tm "WireNameMgr"
)
)
on &866
)
*1420 (Wire
uid 49389,0
shape (OrthoPolyLine
uid 49390,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,199000,183250,199000"
pts [
"172500,199000"
"183250,199000"
]
)
end &568
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49394,0
va (VaSet
)
xt "173000,198000,182700,199000"
st "filter_coeff_dat_i7 : (31:0)"
blo "173000,198800"
tm "WireNameMgr"
)
)
on &867
)
*1421 (Wire
uid 49397,0
shape (OrthoPolyLine
uid 49398,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,200500,183250,200500"
pts [
"172500,200500"
"183250,200500"
]
)
end &569
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49402,0
va (VaSet
)
xt "173000,199500,181600,200500"
st "filtered_addr_i7 : (5:0)"
blo "173000,200300"
tm "WireNameMgr"
)
)
on &868
)
*1422 (Wire
uid 49405,0
shape (OrthoPolyLine
uid 49406,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,202000,183250,202000"
pts [
"172500,202000"
"183250,202000"
]
)
end &571
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49410,0
va (VaSet
)
xt "173000,201000,180500,202000"
st "fsfb_addr_i7 : (5:0)"
blo "173000,201800"
tm "WireNameMgr"
)
)
on &869
)
*1423 (Wire
uid 49413,0
shape (OrthoPolyLine
uid 49414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,203500,183250,203500"
pts [
"172500,203500"
"183250,203500"
]
)
end &574
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49418,0
va (VaSet
)
xt "173000,202500,179000,203500"
st "i_dat_i7 : (31:0)"
blo "173000,203300"
tm "WireNameMgr"
)
)
on &870
)
*1424 (Wire
uid 49421,0
shape (OrthoPolyLine
uid 49422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,205000,183250,205000"
pts [
"172500,205000"
"183250,205000"
]
)
end &576
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49426,0
va (VaSet
)
xt "173000,204000,181000,205000"
st "offset_dat_i7 : (31:0)"
blo "173000,204800"
tm "WireNameMgr"
)
)
on &871
)
*1425 (Wire
uid 49429,0
shape (OrthoPolyLine
uid 49430,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,206500,183250,206500"
pts [
"172500,206500"
"183250,206500"
]
)
end &578
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49434,0
va (VaSet
)
xt "173000,205500,179200,206500"
st "p_dat_i7 : (31:0)"
blo "173000,206300"
tm "WireNameMgr"
)
)
on &872
)
*1426 (Wire
uid 49437,0
shape (OrthoPolyLine
uid 49438,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,208500,183250,208500"
pts [
"172500,208500"
"183250,208500"
]
)
end &579
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49442,0
va (VaSet
)
xt "173000,207500,181300,208500"
st "ramp_amp_i7 : (13:0)"
blo "173000,208300"
tm "WireNameMgr"
)
)
on &873
)
*1427 (Wire
uid 49445,0
shape (OrthoPolyLine
uid 49446,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,210000,183250,210000"
pts [
"172500,210000"
"183250,210000"
]
)
end &581
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49449,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49450,0
va (VaSet
)
xt "173000,209000,180900,210000"
st "raw_addr_i7 : (12:0)"
blo "173000,209800"
tm "WireNameMgr"
)
)
on &874
)
*1428 (Wire
uid 49453,0
shape (OrthoPolyLine
uid 49454,0
va (VaSet
vasetType 3
)
xt "172500,211500,183250,211500"
pts [
"172500,211500"
"183250,211500"
]
)
end &583
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49458,0
va (VaSet
)
xt "173000,210500,177600,211500"
st "raw_req_i7"
blo "173000,211300"
tm "WireNameMgr"
)
)
on &875
)
*1429 (Wire
uid 49461,0
shape (OrthoPolyLine
uid 49462,0
va (VaSet
vasetType 3
)
xt "172500,213000,183250,213000"
pts [
"172500,213000"
"183250,213000"
]
)
end &584
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49466,0
va (VaSet
)
xt "173000,212000,179300,213000"
st "restart_frame_i7"
blo "173000,212800"
tm "WireNameMgr"
)
)
on &876
)
*1430 (Wire
uid 49469,0
shape (OrthoPolyLine
uid 49470,0
va (VaSet
vasetType 3
)
xt "172500,214500,183250,214500"
pts [
"172500,214500"
"183250,214500"
]
)
end &585
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49474,0
va (VaSet
)
xt "173000,213500,178500,214500"
st "row_switch_i7"
blo "173000,214300"
tm "WireNameMgr"
)
)
on &877
)
*1431 (Wire
uid 49477,0
shape (OrthoPolyLine
uid 49478,0
va (VaSet
vasetType 3
)
xt "172500,216500,183250,216500"
pts [
"172500,216500"
"183250,216500"
]
)
end &586
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 49481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49482,0
va (VaSet
)
xt "173000,215500,174900,216500"
st "rst_i7"
blo "173000,216300"
tm "WireNameMgr"
)
)
on &878
)
*1432 (Wire
uid 49485,0
shape (OrthoPolyLine
uid 49486,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,218000,183250,218000"
pts [
"172500,218000"
"183250,218000"
]
)
end &588
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49490,0
va (VaSet
)
xt "173000,217000,181800,218000"
st "sa_bias_dat_i7 : (31:0)"
blo "173000,217800"
tm "WireNameMgr"
)
)
on &879
)
*1433 (Wire
uid 49493,0
shape (OrthoPolyLine
uid 49494,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,219500,183250,219500"
pts [
"172500,219500"
"183250,219500"
]
)
end &589
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49498,0
va (VaSet
)
xt "173000,218500,181400,219500"
st "servo_mode_i7 : (1:0)"
blo "173000,219300"
tm "WireNameMgr"
)
)
on &880
)
*1434 (Wire
uid 49501,0
shape (OrthoPolyLine
uid 49502,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,221000,183250,221000"
pts [
"172500,221000"
"183250,221000"
]
)
end &591
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49506,0
va (VaSet
)
xt "173000,220000,179200,221000"
st "z_dat_i7 : (31:0)"
blo "173000,220800"
tm "WireNameMgr"
)
)
on &881
)
*1435 (Wire
uid 49509,0
shape (OrthoPolyLine
uid 49510,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "172500,222500,183250,222500"
pts [
"172500,222500"
"183250,222500"
]
)
end &592
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 49513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49514,0
va (VaSet
)
xt "173000,221500,183100,222500"
st "ramp_step_size_i7 : (13:0)"
blo "173000,222300"
tm "WireNameMgr"
)
)
on &882
)
*1436 (Wire
uid 50022,0
shape (OrthoPolyLine
uid 50023,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,188500,142500,188500"
pts [
"131750,188500"
"142500,188500"
]
)
start &120
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50026,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50027,0
va (VaSet
)
xt "132500,187500,140500,188500"
st "d_dat_ch1_o : (31:0)"
blo "132500,188300"
tm "WireNameMgr"
)
)
on &928
)
*1437 (Wire
uid 50030,0
shape (OrthoPolyLine
uid 50031,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,190000,142500,190000"
pts [
"131750,190000"
"142500,190000"
]
)
start &121
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50035,0
va (VaSet
)
xt "132500,189000,140500,190000"
st "d_dat_ch2_o : (31:0)"
blo "132500,189800"
tm "WireNameMgr"
)
)
on &929
)
*1438 (Wire
uid 50038,0
shape (OrthoPolyLine
uid 50039,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,191500,142500,191500"
pts [
"131750,191500"
"142500,191500"
]
)
start &122
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50043,0
va (VaSet
)
xt "132500,190500,140500,191500"
st "d_dat_ch3_o : (31:0)"
blo "132500,191300"
tm "WireNameMgr"
)
)
on &930
)
*1439 (Wire
uid 50046,0
shape (OrthoPolyLine
uid 50047,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,193000,142500,193000"
pts [
"131750,193000"
"142500,193000"
]
)
start &123
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50051,0
va (VaSet
)
xt "132500,192000,140500,193000"
st "d_dat_ch4_o : (31:0)"
blo "132500,192800"
tm "WireNameMgr"
)
)
on &931
)
*1440 (Wire
uid 50054,0
shape (OrthoPolyLine
uid 50055,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,194500,142500,194500"
pts [
"131750,194500"
"142500,194500"
]
)
start &124
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50058,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50059,0
va (VaSet
)
xt "132500,193500,140500,194500"
st "d_dat_ch5_o : (31:0)"
blo "132500,194300"
tm "WireNameMgr"
)
)
on &932
)
*1441 (Wire
uid 50062,0
shape (OrthoPolyLine
uid 50063,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,196000,142500,196000"
pts [
"131750,196000"
"142500,196000"
]
)
start &125
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50067,0
va (VaSet
)
xt "132500,195000,140500,196000"
st "d_dat_ch6_o : (31:0)"
blo "132500,195800"
tm "WireNameMgr"
)
)
on &933
)
*1442 (Wire
uid 50070,0
shape (OrthoPolyLine
uid 50071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,197500,142500,197500"
pts [
"131750,197500"
"142500,197500"
]
)
start &126
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50075,0
va (VaSet
)
xt "132500,196500,140500,197500"
st "d_dat_ch7_o : (31:0)"
blo "132500,197300"
tm "WireNameMgr"
)
)
on &934
)
*1443 (Wire
uid 50078,0
shape (OrthoPolyLine
uid 50079,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,199000,142500,199000"
pts [
"131750,199000"
"142500,199000"
]
)
start &127
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50083,0
va (VaSet
)
xt "132500,198000,140500,199000"
st "d_dat_ch8_o : (31:0)"
blo "132500,198800"
tm "WireNameMgr"
)
)
on &935
)
*1444 (Wire
uid 50086,0
shape (OrthoPolyLine
uid 50087,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,200500,142500,200500"
pts [
"131750,200500"
"142500,200500"
]
)
start &136
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50091,0
va (VaSet
)
xt "132500,199500,140300,200500"
st "i_dat_ch1_o : (31:0)"
blo "132500,200300"
tm "WireNameMgr"
)
)
on &936
)
*1445 (Wire
uid 50094,0
shape (OrthoPolyLine
uid 50095,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,202500,142500,202500"
pts [
"131750,202500"
"142500,202500"
]
)
start &137
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50099,0
va (VaSet
)
xt "132500,201500,140300,202500"
st "i_dat_ch2_o : (31:0)"
blo "132500,202300"
tm "WireNameMgr"
)
)
on &937
)
*1446 (Wire
uid 50102,0
shape (OrthoPolyLine
uid 50103,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,204000,142500,204000"
pts [
"131750,204000"
"142500,204000"
]
)
start &138
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50107,0
va (VaSet
)
xt "132500,203000,140300,204000"
st "i_dat_ch3_o : (31:0)"
blo "132500,203800"
tm "WireNameMgr"
)
)
on &938
)
*1447 (Wire
uid 50110,0
shape (OrthoPolyLine
uid 50111,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,205500,142500,205500"
pts [
"131750,205500"
"142500,205500"
]
)
start &139
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50115,0
va (VaSet
)
xt "132500,204500,140300,205500"
st "i_dat_ch4_o : (31:0)"
blo "132500,205300"
tm "WireNameMgr"
)
)
on &939
)
*1448 (Wire
uid 50118,0
shape (OrthoPolyLine
uid 50119,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,207000,142500,207000"
pts [
"131750,207000"
"142500,207000"
]
)
start &140
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50123,0
va (VaSet
)
xt "132500,206000,140300,207000"
st "i_dat_ch5_o : (31:0)"
blo "132500,206800"
tm "WireNameMgr"
)
)
on &940
)
*1449 (Wire
uid 50126,0
shape (OrthoPolyLine
uid 50127,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,208500,142500,208500"
pts [
"131750,208500"
"142500,208500"
]
)
start &141
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50131,0
va (VaSet
)
xt "132500,207500,140300,208500"
st "i_dat_ch6_o : (31:0)"
blo "132500,208300"
tm "WireNameMgr"
)
)
on &941
)
*1450 (Wire
uid 50134,0
shape (OrthoPolyLine
uid 50135,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,210000,142500,210000"
pts [
"131750,210000"
"142500,210000"
]
)
start &142
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50139,0
va (VaSet
)
xt "132500,209000,140300,210000"
st "i_dat_ch7_o : (31:0)"
blo "132500,209800"
tm "WireNameMgr"
)
)
on &942
)
*1451 (Wire
uid 50142,0
shape (OrthoPolyLine
uid 50143,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,211500,142500,211500"
pts [
"131750,211500"
"142500,211500"
]
)
start &143
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50147,0
va (VaSet
)
xt "132500,210500,140300,211500"
st "i_dat_ch8_o : (31:0)"
blo "132500,211300"
tm "WireNameMgr"
)
)
on &943
)
*1452 (Wire
uid 50150,0
shape (OrthoPolyLine
uid 50151,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,213000,142500,213000"
pts [
"131750,213000"
"142500,213000"
]
)
start &144
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50155,0
va (VaSet
)
xt "132500,212000,141900,213000"
st "offset_dat_ch1_o : (31:0)"
blo "132500,212800"
tm "WireNameMgr"
)
)
on &944
)
*1453 (Wire
uid 50158,0
shape (OrthoPolyLine
uid 50159,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,214500,142500,214500"
pts [
"131750,214500"
"142500,214500"
]
)
start &145
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50163,0
va (VaSet
)
xt "132500,213500,141900,214500"
st "offset_dat_ch2_o : (31:0)"
blo "132500,214300"
tm "WireNameMgr"
)
)
on &945
)
*1454 (Wire
uid 50166,0
shape (OrthoPolyLine
uid 50167,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,216500,142500,216500"
pts [
"131750,216500"
"142500,216500"
]
)
start &146
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50170,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50171,0
va (VaSet
)
xt "132500,215500,141900,216500"
st "offset_dat_ch3_o : (31:0)"
blo "132500,216300"
tm "WireNameMgr"
)
)
on &946
)
*1455 (Wire
uid 50174,0
shape (OrthoPolyLine
uid 50175,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,218000,142500,218000"
pts [
"131750,218000"
"142500,218000"
]
)
start &147
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50178,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50179,0
va (VaSet
)
xt "132500,217000,141900,218000"
st "offset_dat_ch4_o : (31:0)"
blo "132500,217800"
tm "WireNameMgr"
)
)
on &947
)
*1456 (Wire
uid 50182,0
shape (OrthoPolyLine
uid 50183,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,219500,142500,219500"
pts [
"131750,219500"
"142500,219500"
]
)
start &148
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50187,0
va (VaSet
)
xt "132500,218500,141900,219500"
st "offset_dat_ch5_o : (31:0)"
blo "132500,219300"
tm "WireNameMgr"
)
)
on &948
)
*1457 (Wire
uid 50190,0
shape (OrthoPolyLine
uid 50191,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,221000,142500,221000"
pts [
"131750,221000"
"142500,221000"
]
)
start &149
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50195,0
va (VaSet
)
xt "132500,220000,141900,221000"
st "offset_dat_ch6_o : (31:0)"
blo "132500,220800"
tm "WireNameMgr"
)
)
on &949
)
*1458 (Wire
uid 50198,0
shape (OrthoPolyLine
uid 50199,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,222500,142500,222500"
pts [
"131750,222500"
"142500,222500"
]
)
start &150
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50203,0
va (VaSet
)
xt "132500,221500,141900,222500"
st "offset_dat_ch7_o : (31:0)"
blo "132500,222300"
tm "WireNameMgr"
)
)
on &950
)
*1459 (Wire
uid 50206,0
shape (OrthoPolyLine
uid 50207,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,224000,142500,224000"
pts [
"131750,224000"
"142500,224000"
]
)
start &151
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50211,0
va (VaSet
)
xt "132500,223000,141900,224000"
st "offset_dat_ch8_o : (31:0)"
blo "132500,223800"
tm "WireNameMgr"
)
)
on &951
)
*1460 (Wire
uid 50214,0
shape (OrthoPolyLine
uid 50215,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,225500,142500,225500"
pts [
"131750,225500"
"142500,225500"
]
)
start &160
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50219,0
va (VaSet
)
xt "132500,224500,140500,225500"
st "p_dat_ch1_o : (31:0)"
blo "132500,225300"
tm "WireNameMgr"
)
)
on &952
)
*1461 (Wire
uid 50222,0
shape (OrthoPolyLine
uid 50223,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,227000,142500,227000"
pts [
"131750,227000"
"142500,227000"
]
)
start &161
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50227,0
va (VaSet
)
xt "132500,226000,140500,227000"
st "p_dat_ch2_o : (31:0)"
blo "132500,226800"
tm "WireNameMgr"
)
)
on &953
)
*1462 (Wire
uid 50230,0
shape (OrthoPolyLine
uid 50231,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,228500,142500,228500"
pts [
"131750,228500"
"142500,228500"
]
)
start &162
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50235,0
va (VaSet
)
xt "132500,227500,140500,228500"
st "p_dat_ch3_o : (31:0)"
blo "132500,228300"
tm "WireNameMgr"
)
)
on &954
)
*1463 (Wire
uid 50238,0
shape (OrthoPolyLine
uid 50239,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,230500,142500,230500"
pts [
"131750,230500"
"142500,230500"
]
)
start &163
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50243,0
va (VaSet
)
xt "132500,229500,140500,230500"
st "p_dat_ch4_o : (31:0)"
blo "132500,230300"
tm "WireNameMgr"
)
)
on &955
)
*1464 (Wire
uid 50246,0
shape (OrthoPolyLine
uid 50247,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,232000,142500,232000"
pts [
"131750,232000"
"142500,232000"
]
)
start &164
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50250,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50251,0
va (VaSet
)
xt "132500,231000,140500,232000"
st "p_dat_ch5_o : (31:0)"
blo "132500,231800"
tm "WireNameMgr"
)
)
on &956
)
*1465 (Wire
uid 50254,0
shape (OrthoPolyLine
uid 50255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,233500,142500,233500"
pts [
"131750,233500"
"142500,233500"
]
)
start &165
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50259,0
va (VaSet
)
xt "132500,232500,140500,233500"
st "p_dat_ch6_o : (31:0)"
blo "132500,233300"
tm "WireNameMgr"
)
)
on &957
)
*1466 (Wire
uid 50262,0
shape (OrthoPolyLine
uid 50263,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,235000,142500,235000"
pts [
"131750,235000"
"142500,235000"
]
)
start &166
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50267,0
va (VaSet
)
xt "132500,234000,140500,235000"
st "p_dat_ch7_o : (31:0)"
blo "132500,234800"
tm "WireNameMgr"
)
)
on &958
)
*1467 (Wire
uid 50270,0
shape (OrthoPolyLine
uid 50271,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,236500,142500,236500"
pts [
"131750,236500"
"142500,236500"
]
)
start &167
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50275,0
va (VaSet
)
xt "132500,235500,140500,236500"
st "p_dat_ch8_o : (31:0)"
blo "132500,236300"
tm "WireNameMgr"
)
)
on &959
)
*1468 (Wire
uid 50278,0
shape (OrthoPolyLine
uid 50279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,238000,142500,238000"
pts [
"131750,238000"
"142500,238000"
]
)
start &168
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50283,0
va (VaSet
)
xt "132500,237000,142700,238000"
st "sa_bias_dat_ch1_o : (31:0)"
blo "132500,237800"
tm "WireNameMgr"
)
)
on &960
)
*1469 (Wire
uid 50286,0
shape (OrthoPolyLine
uid 50287,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,239500,142500,239500"
pts [
"131750,239500"
"142500,239500"
]
)
start &169
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50291,0
va (VaSet
)
xt "132500,238500,142700,239500"
st "sa_bias_dat_ch2_o : (31:0)"
blo "132500,239300"
tm "WireNameMgr"
)
)
on &961
)
*1470 (Wire
uid 50294,0
shape (OrthoPolyLine
uid 50295,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,241000,142500,241000"
pts [
"131750,241000"
"142500,241000"
]
)
start &170
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50299,0
va (VaSet
)
xt "132500,240000,142700,241000"
st "sa_bias_dat_ch3_o : (31:0)"
blo "132500,240800"
tm "WireNameMgr"
)
)
on &962
)
*1471 (Wire
uid 50302,0
shape (OrthoPolyLine
uid 50303,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,242500,142500,242500"
pts [
"131750,242500"
"142500,242500"
]
)
start &171
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50307,0
va (VaSet
)
xt "132500,241500,142700,242500"
st "sa_bias_dat_ch4_o : (31:0)"
blo "132500,242300"
tm "WireNameMgr"
)
)
on &963
)
*1472 (Wire
uid 50310,0
shape (OrthoPolyLine
uid 50311,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,244500,142500,244500"
pts [
"131750,244500"
"142500,244500"
]
)
start &172
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50315,0
va (VaSet
)
xt "132500,243500,142700,244500"
st "sa_bias_dat_ch5_o : (31:0)"
blo "132500,244300"
tm "WireNameMgr"
)
)
on &964
)
*1473 (Wire
uid 50318,0
shape (OrthoPolyLine
uid 50319,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,246000,142500,246000"
pts [
"131750,246000"
"142500,246000"
]
)
start &173
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50323,0
va (VaSet
)
xt "132500,245000,142700,246000"
st "sa_bias_dat_ch6_o : (31:0)"
blo "132500,245800"
tm "WireNameMgr"
)
)
on &965
)
*1474 (Wire
uid 50326,0
shape (OrthoPolyLine
uid 50327,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,247500,142500,247500"
pts [
"131750,247500"
"142500,247500"
]
)
start &174
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50331,0
va (VaSet
)
xt "132500,246500,142700,247500"
st "sa_bias_dat_ch7_o : (31:0)"
blo "132500,247300"
tm "WireNameMgr"
)
)
on &966
)
*1475 (Wire
uid 50334,0
shape (OrthoPolyLine
uid 50335,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,249000,142500,249000"
pts [
"131750,249000"
"142500,249000"
]
)
start &175
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50339,0
va (VaSet
)
xt "132500,248000,142700,249000"
st "sa_bias_dat_ch8_o : (31:0)"
blo "132500,248800"
tm "WireNameMgr"
)
)
on &967
)
*1476 (Wire
uid 50342,0
shape (OrthoPolyLine
uid 50343,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,250500,142500,250500"
pts [
"131750,250500"
"142500,250500"
]
)
start &184
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50347,0
va (VaSet
)
xt "132500,249500,140500,250500"
st "z_dat_ch1_o : (31:0)"
blo "132500,250300"
tm "WireNameMgr"
)
)
on &968
)
*1477 (Wire
uid 50350,0
shape (OrthoPolyLine
uid 50351,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,252000,142500,252000"
pts [
"131750,252000"
"142500,252000"
]
)
start &185
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50355,0
va (VaSet
)
xt "132500,251000,140500,252000"
st "z_dat_ch2_o : (31:0)"
blo "132500,251800"
tm "WireNameMgr"
)
)
on &969
)
*1478 (Wire
uid 50358,0
shape (OrthoPolyLine
uid 50359,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,253500,142500,253500"
pts [
"131750,253500"
"142500,253500"
]
)
start &186
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50363,0
va (VaSet
)
xt "132500,252500,140500,253500"
st "z_dat_ch3_o : (31:0)"
blo "132500,253300"
tm "WireNameMgr"
)
)
on &970
)
*1479 (Wire
uid 50366,0
shape (OrthoPolyLine
uid 50367,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,255000,142500,255000"
pts [
"131750,255000"
"142500,255000"
]
)
start &187
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50371,0
va (VaSet
)
xt "132500,254000,140500,255000"
st "z_dat_ch4_o : (31:0)"
blo "132500,254800"
tm "WireNameMgr"
)
)
on &971
)
*1480 (Wire
uid 50374,0
shape (OrthoPolyLine
uid 50375,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,256500,142500,256500"
pts [
"131750,256500"
"142500,256500"
]
)
start &188
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50379,0
va (VaSet
)
xt "132500,255500,140500,256500"
st "z_dat_ch5_o : (31:0)"
blo "132500,256300"
tm "WireNameMgr"
)
)
on &972
)
*1481 (Wire
uid 50382,0
shape (OrthoPolyLine
uid 50383,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,258500,142500,258500"
pts [
"131750,258500"
"142500,258500"
]
)
start &189
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50387,0
va (VaSet
)
xt "132500,257500,140500,258500"
st "z_dat_ch6_o : (31:0)"
blo "132500,258300"
tm "WireNameMgr"
)
)
on &973
)
*1482 (Wire
uid 50390,0
shape (OrthoPolyLine
uid 50391,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,260000,142500,260000"
pts [
"131750,260000"
"142500,260000"
]
)
start &190
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50395,0
va (VaSet
)
xt "132500,259000,140500,260000"
st "z_dat_ch7_o : (31:0)"
blo "132500,259800"
tm "WireNameMgr"
)
)
on &974
)
*1483 (Wire
uid 50398,0
shape (OrthoPolyLine
uid 50399,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,261500,142500,261500"
pts [
"131750,261500"
"142500,261500"
]
)
start &191
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50403,0
va (VaSet
)
xt "132500,260500,140500,261500"
st "z_dat_ch8_o : (31:0)"
blo "132500,261300"
tm "WireNameMgr"
)
)
on &975
)
*1484 (Wire
uid 50406,0
shape (OrthoPolyLine
uid 50407,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,263000,142500,263000"
pts [
"131750,263000"
"142500,263000"
]
)
start &192
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50411,0
va (VaSet
)
xt "132500,262000,140200,263000"
st "const_val_o : (13:0)"
blo "132500,262800"
tm "WireNameMgr"
)
)
on &976
)
*1485 (Wire
uid 50414,0
shape (OrthoPolyLine
uid 50415,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,264500,142500,264500"
pts [
"131750,264500"
"142500,264500"
]
)
start &194
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50419,0
va (VaSet
)
xt "132500,263500,142000,264500"
st "filter_coeff_dat_o : (31:0)"
blo "132500,264300"
tm "WireNameMgr"
)
)
on &977
)
*1486 (Wire
uid 50422,0
shape (OrthoPolyLine
uid 50423,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,266000,142500,266000"
pts [
"131750,266000"
"142500,266000"
]
)
start &195
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50427,0
va (VaSet
)
xt "132500,265000,140200,266000"
st "ramp_amp_o : (13:0)"
blo "132500,265800"
tm "WireNameMgr"
)
)
on &978
)
*1487 (Wire
uid 50430,0
shape (OrthoPolyLine
uid 50431,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,267500,142500,267500"
pts [
"131750,267500"
"142500,267500"
]
)
start &196
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50435,0
va (VaSet
)
xt "132500,266500,140700,267500"
st "servo_mode_o : (1:0)"
blo "132500,267300"
tm "WireNameMgr"
)
)
on &979
)
*1488 (Wire
uid 50438,0
shape (OrthoPolyLine
uid 50439,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "131750,269000,142500,269000"
pts [
"131750,269000"
"142500,269000"
]
)
start &197
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 50442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50443,0
va (VaSet
)
xt "132500,268000,142400,269000"
st "ramp_step_size_o : (13:0)"
blo "132500,268800"
tm "WireNameMgr"
)
)
on &980
)
*1489 (Wire
uid 50446,0
shape (OrthoPolyLine
uid 50447,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,189000,97250,189000"
pts [
"87000,189000"
"97250,189000"
]
)
end &112
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50451,0
va (VaSet
)
xt "87500,188000,95400,189000"
st "d_addr_ch1_i : (5:0)"
blo "87500,188800"
tm "WireNameMgr"
)
)
on &981
)
*1490 (Wire
uid 50454,0
shape (OrthoPolyLine
uid 50455,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,191500,97250,191500"
pts [
"87000,191500"
"97250,191500"
]
)
end &113
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50458,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50459,0
va (VaSet
)
xt "87500,190500,95400,191500"
st "d_addr_ch2_i : (5:0)"
blo "87500,191300"
tm "WireNameMgr"
)
)
on &982
)
*1491 (Wire
uid 50462,0
shape (OrthoPolyLine
uid 50463,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,194000,97250,194000"
pts [
"87000,194000"
"97250,194000"
]
)
end &114
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50467,0
va (VaSet
)
xt "87500,193000,95400,194000"
st "d_addr_ch3_i : (5:0)"
blo "87500,193800"
tm "WireNameMgr"
)
)
on &983
)
*1492 (Wire
uid 50470,0
shape (OrthoPolyLine
uid 50471,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,196500,97250,196500"
pts [
"87000,196500"
"97250,196500"
]
)
end &115
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50475,0
va (VaSet
)
xt "87500,195500,95400,196500"
st "d_addr_ch4_i : (5:0)"
blo "87500,196300"
tm "WireNameMgr"
)
)
on &984
)
*1493 (Wire
uid 50478,0
shape (OrthoPolyLine
uid 50479,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,199000,97250,199000"
pts [
"87000,199000"
"97250,199000"
]
)
end &116
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50483,0
va (VaSet
)
xt "87500,198000,95400,199000"
st "d_addr_ch5_i : (5:0)"
blo "87500,198800"
tm "WireNameMgr"
)
)
on &985
)
*1494 (Wire
uid 50486,0
shape (OrthoPolyLine
uid 50487,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,201500,97250,201500"
pts [
"87000,201500"
"97250,201500"
]
)
end &117
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50491,0
va (VaSet
)
xt "87500,200500,95400,201500"
st "d_addr_ch6_i : (5:0)"
blo "87500,201300"
tm "WireNameMgr"
)
)
on &986
)
*1495 (Wire
uid 50494,0
shape (OrthoPolyLine
uid 50495,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,204000,97250,204000"
pts [
"87000,204000"
"97250,204000"
]
)
end &118
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50499,0
va (VaSet
)
xt "87500,203000,95400,204000"
st "d_addr_ch7_i : (5:0)"
blo "87500,203800"
tm "WireNameMgr"
)
)
on &987
)
*1496 (Wire
uid 50502,0
shape (OrthoPolyLine
uid 50503,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,206500,97250,206500"
pts [
"87000,206500"
"97250,206500"
]
)
end &119
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50507,0
va (VaSet
)
xt "87500,205500,95400,206500"
st "d_addr_ch8_i : (5:0)"
blo "87500,206300"
tm "WireNameMgr"
)
)
on &988
)
*1497 (Wire
uid 50510,0
shape (OrthoPolyLine
uid 50511,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,209000,97250,209000"
pts [
"87000,209000"
"97250,209000"
]
)
end &128
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50515,0
va (VaSet
)
xt "87500,208000,95200,209000"
st "i_addr_ch1_i : (5:0)"
blo "87500,208800"
tm "WireNameMgr"
)
)
on &989
)
*1498 (Wire
uid 50518,0
shape (OrthoPolyLine
uid 50519,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,211500,97250,211500"
pts [
"87000,211500"
"97250,211500"
]
)
end &129
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50523,0
va (VaSet
)
xt "87500,210500,95200,211500"
st "i_addr_ch2_i : (5:0)"
blo "87500,211300"
tm "WireNameMgr"
)
)
on &990
)
*1499 (Wire
uid 50526,0
shape (OrthoPolyLine
uid 50527,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,214000,97250,214000"
pts [
"87000,214000"
"97250,214000"
]
)
end &130
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50531,0
va (VaSet
)
xt "87500,213000,95200,214000"
st "i_addr_ch3_i : (5:0)"
blo "87500,213800"
tm "WireNameMgr"
)
)
on &991
)
*1500 (Wire
uid 50534,0
shape (OrthoPolyLine
uid 50535,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,216500,97250,216500"
pts [
"87000,216500"
"97250,216500"
]
)
end &131
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50539,0
va (VaSet
)
xt "87500,215500,95200,216500"
st "i_addr_ch4_i : (5:0)"
blo "87500,216300"
tm "WireNameMgr"
)
)
on &992
)
*1501 (Wire
uid 50542,0
shape (OrthoPolyLine
uid 50543,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,219000,97250,219000"
pts [
"87000,219000"
"97250,219000"
]
)
end &132
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50546,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50547,0
va (VaSet
)
xt "87500,218000,95200,219000"
st "i_addr_ch5_i : (5:0)"
blo "87500,218800"
tm "WireNameMgr"
)
)
on &993
)
*1502 (Wire
uid 50550,0
shape (OrthoPolyLine
uid 50551,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,221500,97250,221500"
pts [
"87000,221500"
"97250,221500"
]
)
end &133
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50555,0
va (VaSet
)
xt "87500,220500,95200,221500"
st "i_addr_ch6_i : (5:0)"
blo "87500,221300"
tm "WireNameMgr"
)
)
on &994
)
*1503 (Wire
uid 50558,0
shape (OrthoPolyLine
uid 50559,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,224000,97250,224000"
pts [
"87000,224000"
"97250,224000"
]
)
end &134
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50563,0
va (VaSet
)
xt "87500,223000,95200,224000"
st "i_addr_ch7_i : (5:0)"
blo "87500,223800"
tm "WireNameMgr"
)
)
on &995
)
*1504 (Wire
uid 50566,0
shape (OrthoPolyLine
uid 50567,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,226500,97250,226500"
pts [
"87000,226500"
"97250,226500"
]
)
end &135
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50571,0
va (VaSet
)
xt "87500,225500,95200,226500"
st "i_addr_ch8_i : (5:0)"
blo "87500,226300"
tm "WireNameMgr"
)
)
on &996
)
*1505 (Wire
uid 50574,0
shape (OrthoPolyLine
uid 50575,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,229000,97250,229000"
pts [
"87000,229000"
"97250,229000"
]
)
end &152
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50579,0
va (VaSet
)
xt "87500,228000,95400,229000"
st "p_addr_ch1_i : (5:0)"
blo "87500,228800"
tm "WireNameMgr"
)
)
on &997
)
*1506 (Wire
uid 50582,0
shape (OrthoPolyLine
uid 50583,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,231500,97250,231500"
pts [
"87000,231500"
"97250,231500"
]
)
end &153
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50587,0
va (VaSet
)
xt "87500,230500,95400,231500"
st "p_addr_ch2_i : (5:0)"
blo "87500,231300"
tm "WireNameMgr"
)
)
on &998
)
*1507 (Wire
uid 50590,0
shape (OrthoPolyLine
uid 50591,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,234000,97250,234000"
pts [
"87000,234000"
"97250,234000"
]
)
end &154
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50595,0
va (VaSet
)
xt "87500,233000,95400,234000"
st "p_addr_ch3_i : (5:0)"
blo "87500,233800"
tm "WireNameMgr"
)
)
on &999
)
*1508 (Wire
uid 50598,0
shape (OrthoPolyLine
uid 50599,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,236500,97250,236500"
pts [
"87000,236500"
"97250,236500"
]
)
end &155
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50603,0
va (VaSet
)
xt "87500,235500,95400,236500"
st "p_addr_ch4_i : (5:0)"
blo "87500,236300"
tm "WireNameMgr"
)
)
on &1000
)
*1509 (Wire
uid 50606,0
shape (OrthoPolyLine
uid 50607,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,239000,97250,239000"
pts [
"87000,239000"
"97250,239000"
]
)
end &156
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50611,0
va (VaSet
)
xt "87500,238000,95400,239000"
st "p_addr_ch5_i : (5:0)"
blo "87500,238800"
tm "WireNameMgr"
)
)
on &1001
)
*1510 (Wire
uid 50614,0
shape (OrthoPolyLine
uid 50615,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,241500,97250,241500"
pts [
"87000,241500"
"97250,241500"
]
)
end &157
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50619,0
va (VaSet
)
xt "87500,240500,95400,241500"
st "p_addr_ch6_i : (5:0)"
blo "87500,241300"
tm "WireNameMgr"
)
)
on &1002
)
*1511 (Wire
uid 50622,0
shape (OrthoPolyLine
uid 50623,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,244000,97250,244000"
pts [
"87000,244000"
"97250,244000"
]
)
end &158
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50627,0
va (VaSet
)
xt "87500,243000,95400,244000"
st "p_addr_ch7_i : (5:0)"
blo "87500,243800"
tm "WireNameMgr"
)
)
on &1003
)
*1512 (Wire
uid 50630,0
shape (OrthoPolyLine
uid 50631,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,246500,97250,246500"
pts [
"87000,246500"
"97250,246500"
]
)
end &159
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50634,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50635,0
va (VaSet
)
xt "87500,245500,95400,246500"
st "p_addr_ch8_i : (5:0)"
blo "87500,246300"
tm "WireNameMgr"
)
)
on &1004
)
*1513 (Wire
uid 50638,0
shape (OrthoPolyLine
uid 50639,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,249000,97250,249000"
pts [
"87000,249000"
"97250,249000"
]
)
end &176
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50643,0
va (VaSet
)
xt "87500,248000,95400,249000"
st "z_addr_ch1_i : (5:0)"
blo "87500,248800"
tm "WireNameMgr"
)
)
on &1005
)
*1514 (Wire
uid 50646,0
shape (OrthoPolyLine
uid 50647,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,251500,97250,251500"
pts [
"87000,251500"
"97250,251500"
]
)
end &177
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50651,0
va (VaSet
)
xt "87500,250500,95400,251500"
st "z_addr_ch2_i : (5:0)"
blo "87500,251300"
tm "WireNameMgr"
)
)
on &1006
)
*1515 (Wire
uid 50654,0
shape (OrthoPolyLine
uid 50655,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,254000,97250,254000"
pts [
"87000,254000"
"97250,254000"
]
)
end &178
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50659,0
va (VaSet
)
xt "87500,253000,95400,254000"
st "z_addr_ch3_i : (5:0)"
blo "87500,253800"
tm "WireNameMgr"
)
)
on &1007
)
*1516 (Wire
uid 50662,0
shape (OrthoPolyLine
uid 50663,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,256500,97250,256500"
pts [
"87000,256500"
"97250,256500"
]
)
end &179
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50667,0
va (VaSet
)
xt "87500,255500,95400,256500"
st "z_addr_ch4_i : (5:0)"
blo "87500,256300"
tm "WireNameMgr"
)
)
on &1008
)
*1517 (Wire
uid 50670,0
shape (OrthoPolyLine
uid 50671,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,259000,97250,259000"
pts [
"87000,259000"
"97250,259000"
]
)
end &180
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50675,0
va (VaSet
)
xt "87500,258000,95400,259000"
st "z_addr_ch5_i : (5:0)"
blo "87500,258800"
tm "WireNameMgr"
)
)
on &1009
)
*1518 (Wire
uid 50678,0
shape (OrthoPolyLine
uid 50679,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,261500,97250,261500"
pts [
"87000,261500"
"97250,261500"
]
)
end &181
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50683,0
va (VaSet
)
xt "87500,260500,95400,261500"
st "z_addr_ch6_i : (5:0)"
blo "87500,261300"
tm "WireNameMgr"
)
)
on &1010
)
*1519 (Wire
uid 50686,0
shape (OrthoPolyLine
uid 50687,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,264000,97250,264000"
pts [
"87000,264000"
"97250,264000"
]
)
end &182
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50690,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50691,0
va (VaSet
)
xt "87500,263000,95400,264000"
st "z_addr_ch7_i : (5:0)"
blo "87500,263800"
tm "WireNameMgr"
)
)
on &1011
)
*1520 (Wire
uid 50694,0
shape (OrthoPolyLine
uid 50695,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,266500,97250,266500"
pts [
"87000,266500"
"97250,266500"
]
)
end &183
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50699,0
va (VaSet
)
xt "87500,265500,95400,266500"
st "z_addr_ch8_i : (5:0)"
blo "87500,266300"
tm "WireNameMgr"
)
)
on &1012
)
*1521 (Wire
uid 50702,0
shape (OrthoPolyLine
uid 50703,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,269000,97250,269000"
pts [
"87000,269000"
"97250,269000"
]
)
end &193
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 50706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50707,0
va (VaSet
)
xt "87500,268000,96900,269000"
st "filter_coeff_addr_i : (2:0)"
blo "87500,268800"
tm "WireNameMgr"
)
)
on &1013
)
*1522 (Wire
uid 51419,0
shape (OrthoPolyLine
uid 51420,0
va (VaSet
vasetType 3
)
xt "214750,237000,225500,237000"
pts [
"214750,237000"
"225500,237000"
]
)
start &884
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 51423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51424,0
va (VaSet
)
xt "215500,236000,220000,237000"
st "adc_clk_o8"
blo "215500,236800"
tm "WireNameMgr"
)
)
on &1014
)
*1523 (Wire
uid 51427,0
shape (OrthoPolyLine
uid 51428,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214750,238500,225500,238500"
pts [
"214750,238500"
"225500,238500"
]
)
start &892
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 51431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51432,0
va (VaSet
)
xt "215500,237500,224700,238500"
st "coadded_dat_o8 : (31:0)"
blo "215500,238300"
tm "WireNameMgr"
)
)
on &1015
)
*1524 (Wire
uid 51435,0
shape (OrthoPolyLine
uid 51436,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214750,240000,225500,240000"
pts [
"214750,240000"
"225500,240000"
]
)
start &894
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 51439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51440,0
va (VaSet
)
xt "215500,239000,222000,240000"
st "d_addr_o8 : (5:0)"
blo "215500,239800"
tm "WireNameMgr"
)
)
on &1016
)
*1525 (Wire
uid 51443,0
shape (OrthoPolyLine
uid 51444,0
va (VaSet
vasetType 3
)
xt "214750,241500,225500,241500"
pts [
"214750,241500"
"225500,241500"
]
)
start &896
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 51447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51448,0
va (VaSet
)
xt "215500,240500,220000,241500"
st "dac_clk_o8"
blo "215500,241300"
tm "WireNameMgr"
)
)
on &1017
)
*1526 (Wire
uid 51451,0
shape (OrthoPolyLine
uid 51452,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214750,243000,225500,243000"
pts [
"214750,243000"
"225500,243000"
]
)
start &898
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 51455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51456,0
va (VaSet
)
xt "215500,242000,222700,243000"
st "dac_dat_o8 : (13:0)"
blo "215500,242800"
tm "WireNameMgr"
)
)
on &1018
)
*1527 (Wire
uid 51459,0
shape (OrthoPolyLine
uid 51460,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214750,244500,225500,244500"
pts [
"214750,244500"
"225500,244500"
]
)
start &899
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 51463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51464,0
va (VaSet
)
xt "215500,243500,225500,244500"
st "filter_coeff_addr_o8 : (2:0)"
blo "215500,244300"
tm "WireNameMgr"
)
)
on &1019
)
*1528 (Wire
uid 51467,0
shape (OrthoPolyLine
uid 51468,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214750,246000,225500,246000"
pts [
"214750,246000"
"225500,246000"
]
)
start &902
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 51471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51472,0
va (VaSet
)
xt "215500,245000,224200,246000"
st "filtered_dat_o8 : (31:0)"
blo "215500,245800"
tm "WireNameMgr"
)
)
on &1020
)
*1529 (Wire
uid 51475,0
shape (OrthoPolyLine
uid 51476,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214750,247500,225500,247500"
pts [
"214750,247500"
"225500,247500"
]
)
start &904
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 51479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51480,0
va (VaSet
)
xt "215500,246500,223100,247500"
st "fsfb_dat_o8 : (31:0)"
blo "215500,247300"
tm "WireNameMgr"
)
)
on &1021
)
*1530 (Wire
uid 51483,0
shape (OrthoPolyLine
uid 51484,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214750,249000,225500,249000"
pts [
"214750,249000"
"225500,249000"
]
)
start &905
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 51487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51488,0
va (VaSet
)
xt "215500,248000,221800,249000"
st "i_addr_o8 : (5:0)"
blo "215500,248800"
tm "WireNameMgr"
)
)
on &1022
)
*1531 (Wire
uid 51491,0
shape (OrthoPolyLine
uid 51492,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214750,250500,225500,250500"
pts [
"214750,250500"
"225500,250500"
]
)
start &907
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 51495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51496,0
va (VaSet
)
xt "215500,249500,224900,250500"
st "offset_dac_spi_o8 : (2:0)"
blo "215500,250300"
tm "WireNameMgr"
)
)
on &1023
)
*1532 (Wire
uid 51499,0
shape (OrthoPolyLine
uid 51500,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214750,252000,225500,252000"
pts [
"214750,252000"
"225500,252000"
]
)
start &909
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 51503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51504,0
va (VaSet
)
xt "215500,251000,222000,252000"
st "p_addr_o8 : (5:0)"
blo "215500,251800"
tm "WireNameMgr"
)
)
on &1024
)
*1533 (Wire
uid 51507,0
shape (OrthoPolyLine
uid 51508,0
va (VaSet
vasetType 3
)
xt "214750,253500,225500,253500"
pts [
"214750,253500"
"225500,253500"
]
)
start &912
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 51511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51512,0
va (VaSet
)
xt "215500,252500,220200,253500"
st "raw_ack_o8"
blo "215500,253300"
tm "WireNameMgr"
)
)
on &1025
)
*1534 (Wire
uid 51515,0
shape (OrthoPolyLine
uid 51516,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214750,255000,225500,255000"
pts [
"214750,255000"
"225500,255000"
]
)
start &914
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 51519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51520,0
va (VaSet
)
xt "215500,254000,222700,255000"
st "raw_dat_o8 : (13:0)"
blo "215500,254800"
tm "WireNameMgr"
)
)
on &1026
)
*1535 (Wire
uid 51523,0
shape (OrthoPolyLine
uid 51524,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214750,256500,225500,256500"
pts [
"214750,256500"
"225500,256500"
]
)
start &919
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 51527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51528,0
va (VaSet
)
xt "215500,255500,225700,256500"
st "sa_bias_dac_spi_o8 : (2:0)"
blo "215500,256300"
tm "WireNameMgr"
)
)
on &1027
)
*1536 (Wire
uid 51531,0
shape (OrthoPolyLine
uid 51532,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "214750,258000,225500,258000"
pts [
"214750,258000"
"225500,258000"
]
)
start &922
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 51535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51536,0
va (VaSet
)
xt "215500,257000,222000,258000"
st "z_addr_o8 : (5:0)"
blo "215500,257800"
tm "WireNameMgr"
)
)
on &1028
)
*1537 (Wire
uid 51539,0
shape (OrthoPolyLine
uid 51540,0
va (VaSet
vasetType 3
)
xt "173500,237000,184250,237000"
pts [
"173500,237000"
"184250,237000"
]
)
end &885
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 51543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51544,0
va (VaSet
)
xt "174000,236000,180600,237000"
st "adc_coadd_en_i8"
blo "174000,236800"
tm "WireNameMgr"
)
)
on &1029
)
*1538 (Wire
uid 51547,0
shape (OrthoPolyLine
uid 51548,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,238500,184250,238500"
pts [
"173500,238500"
"184250,238500"
]
)
end &886
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51552,0
va (VaSet
)
xt "174000,237500,181000,238500"
st "adc_dat_i8 : (13:0)"
blo "174000,238300"
tm "WireNameMgr"
)
)
on &1030
)
*1539 (Wire
uid 51555,0
shape (OrthoPolyLine
uid 51556,0
va (VaSet
vasetType 3
)
xt "173500,240000,184250,240000"
pts [
"173500,240000"
"184250,240000"
]
)
end &887
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 51559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51560,0
va (VaSet
)
xt "174000,239000,178400,240000"
st "adc_ovr_i8"
blo "174000,239800"
tm "WireNameMgr"
)
)
on &1031
)
*1540 (Wire
uid 51563,0
shape (OrthoPolyLine
uid 51564,0
va (VaSet
vasetType 3
)
xt "173500,241500,184250,241500"
pts [
"173500,241500"
"184250,241500"
]
)
end &888
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 51567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51568,0
va (VaSet
)
xt "174000,240500,178400,241500"
st "adc_rdy_i8"
blo "174000,241300"
tm "WireNameMgr"
)
)
on &1032
)
*1541 (Wire
uid 51571,0
shape (OrthoPolyLine
uid 51572,0
va (VaSet
vasetType 3
)
xt "173500,243500,184250,243500"
pts [
"173500,243500"
"184250,243500"
]
)
end &889
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 51575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51576,0
va (VaSet
)
xt "174000,242500,178300,243500"
st "clk_200_i8"
blo "174000,243300"
tm "WireNameMgr"
)
)
on &1033
)
*1542 (Wire
uid 51579,0
shape (OrthoPolyLine
uid 51580,0
va (VaSet
vasetType 3
)
xt "173500,245000,184250,245000"
pts [
"173500,245000"
"184250,245000"
]
)
end &890
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 51583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51584,0
va (VaSet
)
xt "174000,244000,177100,245000"
st "clk_50_i8"
blo "174000,244800"
tm "WireNameMgr"
)
)
on &1034
)
*1543 (Wire
uid 51587,0
shape (OrthoPolyLine
uid 51588,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,246500,184250,246500"
pts [
"173500,246500"
"184250,246500"
]
)
end &891
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51592,0
va (VaSet
)
xt "174000,245500,183100,246500"
st "coadded_addr_i8 : (5:0)"
blo "174000,246300"
tm "WireNameMgr"
)
)
on &1035
)
*1544 (Wire
uid 51595,0
shape (OrthoPolyLine
uid 51596,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,248000,184250,248000"
pts [
"173500,248000"
"184250,248000"
]
)
end &893
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51600,0
va (VaSet
)
xt "174000,247000,181900,248000"
st "const_val_i8 : (13:0)"
blo "174000,247800"
tm "WireNameMgr"
)
)
on &1036
)
*1545 (Wire
uid 51603,0
shape (OrthoPolyLine
uid 51604,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,249500,184250,249500"
pts [
"173500,249500"
"184250,249500"
]
)
end &895
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51608,0
va (VaSet
)
xt "174000,248500,180200,249500"
st "d_dat_i8 : (31:0)"
blo "174000,249300"
tm "WireNameMgr"
)
)
on &1037
)
*1546 (Wire
uid 51611,0
shape (OrthoPolyLine
uid 51612,0
va (VaSet
vasetType 3
)
xt "173500,251500,184250,251500"
pts [
"173500,251500"
"184250,251500"
]
)
end &897
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 51615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51616,0
va (VaSet
)
xt "174000,250500,179600,251500"
st "dac_dat_en_i8"
blo "174000,251300"
tm "WireNameMgr"
)
)
on &1038
)
*1547 (Wire
uid 51619,0
shape (OrthoPolyLine
uid 51620,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,253000,184250,253000"
pts [
"173500,253000"
"184250,253000"
]
)
end &900
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51624,0
va (VaSet
)
xt "174000,252000,183700,253000"
st "filter_coeff_dat_i8 : (31:0)"
blo "174000,252800"
tm "WireNameMgr"
)
)
on &1039
)
*1548 (Wire
uid 51627,0
shape (OrthoPolyLine
uid 51628,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,254500,184250,254500"
pts [
"173500,254500"
"184250,254500"
]
)
end &901
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51632,0
va (VaSet
)
xt "174000,253500,182600,254500"
st "filtered_addr_i8 : (5:0)"
blo "174000,254300"
tm "WireNameMgr"
)
)
on &1040
)
*1549 (Wire
uid 51635,0
shape (OrthoPolyLine
uid 51636,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,256000,184250,256000"
pts [
"173500,256000"
"184250,256000"
]
)
end &903
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51639,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51640,0
va (VaSet
)
xt "174000,255000,181500,256000"
st "fsfb_addr_i8 : (5:0)"
blo "174000,255800"
tm "WireNameMgr"
)
)
on &1041
)
*1550 (Wire
uid 51643,0
shape (OrthoPolyLine
uid 51644,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,258000,184250,258000"
pts [
"173500,258000"
"184250,258000"
]
)
end &906
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51648,0
va (VaSet
)
xt "174000,257000,180000,258000"
st "i_dat_i8 : (31:0)"
blo "174000,257800"
tm "WireNameMgr"
)
)
on &1042
)
*1551 (Wire
uid 51651,0
shape (OrthoPolyLine
uid 51652,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,259500,184250,259500"
pts [
"173500,259500"
"184250,259500"
]
)
end &908
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51656,0
va (VaSet
)
xt "174000,258500,182000,259500"
st "offset_dat_i8 : (31:0)"
blo "174000,259300"
tm "WireNameMgr"
)
)
on &1043
)
*1552 (Wire
uid 51659,0
shape (OrthoPolyLine
uid 51660,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,261000,184250,261000"
pts [
"173500,261000"
"184250,261000"
]
)
end &910
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51664,0
va (VaSet
)
xt "174000,260000,180200,261000"
st "p_dat_i8 : (31:0)"
blo "174000,260800"
tm "WireNameMgr"
)
)
on &1044
)
*1553 (Wire
uid 51667,0
shape (OrthoPolyLine
uid 51668,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,262500,184250,262500"
pts [
"173500,262500"
"184250,262500"
]
)
end &911
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51672,0
va (VaSet
)
xt "174000,261500,182300,262500"
st "ramp_amp_i8 : (13:0)"
blo "174000,262300"
tm "WireNameMgr"
)
)
on &1045
)
*1554 (Wire
uid 51675,0
shape (OrthoPolyLine
uid 51676,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,264500,184250,264500"
pts [
"173500,264500"
"184250,264500"
]
)
end &913
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51680,0
va (VaSet
)
xt "174000,263500,181900,264500"
st "raw_addr_i8 : (12:0)"
blo "174000,264300"
tm "WireNameMgr"
)
)
on &1046
)
*1555 (Wire
uid 51683,0
shape (OrthoPolyLine
uid 51684,0
va (VaSet
vasetType 3
)
xt "173500,266000,184250,266000"
pts [
"173500,266000"
"184250,266000"
]
)
end &915
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 51687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51688,0
va (VaSet
)
xt "174000,265000,178600,266000"
st "raw_req_i8"
blo "174000,265800"
tm "WireNameMgr"
)
)
on &1047
)
*1556 (Wire
uid 51691,0
shape (OrthoPolyLine
uid 51692,0
va (VaSet
vasetType 3
)
xt "173500,267500,184250,267500"
pts [
"173500,267500"
"184250,267500"
]
)
end &916
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 51695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51696,0
va (VaSet
)
xt "174000,266500,180300,267500"
st "restart_frame_i8"
blo "174000,267300"
tm "WireNameMgr"
)
)
on &1048
)
*1557 (Wire
uid 51699,0
shape (OrthoPolyLine
uid 51700,0
va (VaSet
vasetType 3
)
xt "173500,269000,184250,269000"
pts [
"173500,269000"
"184250,269000"
]
)
end &917
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 51703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51704,0
va (VaSet
)
xt "174000,268000,179500,269000"
st "row_switch_i8"
blo "174000,268800"
tm "WireNameMgr"
)
)
on &1049
)
*1558 (Wire
uid 51707,0
shape (OrthoPolyLine
uid 51708,0
va (VaSet
vasetType 3
)
xt "173500,270500,184250,270500"
pts [
"173500,270500"
"184250,270500"
]
)
end &918
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 51711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51712,0
va (VaSet
)
xt "174000,269500,175900,270500"
st "rst_i8"
blo "174000,270300"
tm "WireNameMgr"
)
)
on &1050
)
*1559 (Wire
uid 51715,0
shape (OrthoPolyLine
uid 51716,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,272500,184250,272500"
pts [
"173500,272500"
"184250,272500"
]
)
end &920
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51720,0
va (VaSet
)
xt "174000,271500,182800,272500"
st "sa_bias_dat_i8 : (31:0)"
blo "174000,272300"
tm "WireNameMgr"
)
)
on &1051
)
*1560 (Wire
uid 51723,0
shape (OrthoPolyLine
uid 51724,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,274000,184250,274000"
pts [
"173500,274000"
"184250,274000"
]
)
end &921
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51728,0
va (VaSet
)
xt "174000,273000,182400,274000"
st "servo_mode_i8 : (1:0)"
blo "174000,273800"
tm "WireNameMgr"
)
)
on &1052
)
*1561 (Wire
uid 51731,0
shape (OrthoPolyLine
uid 51732,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,275500,184250,275500"
pts [
"173500,275500"
"184250,275500"
]
)
end &923
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51736,0
va (VaSet
)
xt "174000,274500,180200,275500"
st "z_dat_i8 : (31:0)"
blo "174000,275300"
tm "WireNameMgr"
)
)
on &1053
)
*1562 (Wire
uid 51739,0
shape (OrthoPolyLine
uid 51740,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "173500,277000,184250,277000"
pts [
"173500,277000"
"184250,277000"
]
)
end &924
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 51743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51744,0
va (VaSet
)
xt "174000,276000,184100,277000"
st "ramp_step_size_i8 : (13:0)"
blo "174000,276800"
tm "WireNameMgr"
)
)
on &1054
)
*1563 (Wire
uid 51891,0
shape (OrthoPolyLine
uid 51892,0
va (VaSet
vasetType 3
)
xt "92000,38000,100500,38000"
pts [
"100500,38000"
"92000,38000"
"92000,38000"
]
)
start &22
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51898,0
va (VaSet
)
xt "93500,37000,98900,38000"
st "dac_dat_en_o"
blo "93500,37800"
tm "WireNameMgr"
)
)
on &1055
)
*1564 (Wire
uid 51899,0
shape (OrthoPolyLine
uid 51900,0
va (VaSet
vasetType 3
)
xt "92000,39500,100500,39500"
pts [
"100500,39500"
"92000,39500"
]
)
start &22
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51906,0
va (VaSet
)
xt "93500,38500,99900,39500"
st "adc_coadd_en_o"
blo "93500,39300"
tm "WireNameMgr"
)
)
on &1056
)
*1565 (Wire
uid 51907,0
shape (OrthoPolyLine
uid 51908,0
va (VaSet
vasetType 3
)
xt "92000,41000,100500,41000"
pts [
"100500,41000"
"92500,41000"
"92000,41000"
]
)
start &22
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51914,0
va (VaSet
)
xt "93500,40000,99600,41000"
st "restart_frame_o"
blo "93500,40800"
tm "WireNameMgr"
)
)
on &1057
)
*1566 (Wire
uid 51915,0
shape (OrthoPolyLine
uid 51916,0
va (VaSet
vasetType 3
)
xt "92000,42500,100500,42500"
pts [
"100500,42500"
"92000,42500"
]
)
start &22
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 51921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51922,0
va (VaSet
)
xt "93500,41500,98800,42500"
st "row_switch_o"
blo "93500,42300"
tm "WireNameMgr"
)
)
on &1058
)
*1567 (Wire
uid 51964,0
shape (OrthoPolyLine
uid 51965,0
va (VaSet
vasetType 3
)
xt "92500,33000,100500,33000"
pts [
"92500,33000"
"100500,33000"
]
)
end &22
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 51970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51971,0
va (VaSet
)
xt "93500,32000,95000,33000"
st "rst_i"
blo "93500,32800"
tm "WireNameMgr"
)
)
on &1059
)
*1568 (Wire
uid 51976,0
shape (OrthoPolyLine
uid 51977,0
va (VaSet
vasetType 3
)
xt "92500,35000,100500,35000"
pts [
"92500,35000"
"100500,35000"
]
)
end &22
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 51982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51983,0
va (VaSet
)
xt "93500,34000,95000,35000"
st "clk_i"
blo "93500,34800"
tm "WireNameMgr"
)
)
on &1060
)
*1569 (Wire
uid 52019,0
shape (OrthoPolyLine
uid 52020,0
va (VaSet
vasetType 3
)
xt "93500,10000,100500,10000"
pts [
"93500,10000"
"100500,10000"
]
)
start &1064
end &1061
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52022,0
va (VaSet
isHidden 1
)
xt "94500,9000,96000,10000"
st "rst_i"
blo "94500,9800"
tm "WireNameMgr"
)
)
on &1059
)
*1570 (Wire
uid 52055,0
shape (OrthoPolyLine
uid 52056,0
va (VaSet
vasetType 3
)
xt "93500,15000,100500,15000"
pts [
"93500,15000"
"100500,15000"
]
)
start &1065
end &1062
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52058,0
va (VaSet
isHidden 1
)
xt "94500,14000,96000,15000"
st "clk_i"
blo "94500,14800"
tm "WireNameMgr"
)
)
on &1060
)
*1571 (Wire
uid 52067,0
shape (OrthoPolyLine
uid 52068,0
va (VaSet
vasetType 3
)
xt "93000,20000,101000,20000"
pts [
"93000,20000"
"101000,20000"
]
)
start &1066
end &1063
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52070,0
va (VaSet
isHidden 1
)
xt "94000,19000,97500,20000"
st "mem_clk_i"
blo "94000,19800"
tm "WireNameMgr"
)
)
on &1067
)
*1572 (Wire
uid 52081,0
shape (OrthoPolyLine
uid 52082,0
va (VaSet
vasetType 3
)
xt "103000,20000,110500,20000"
pts [
"103000,20000"
"110500,20000"
]
)
start &1063
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 52085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52086,0
va (VaSet
)
xt "104000,19000,107100,20000"
st "clk_200_i"
blo "104000,19800"
tm "WireNameMgr"
)
)
on &1068
)
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 500
xySpacing 500
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *1573 (PackageList
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*1574 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "40000,1900,47600,3100"
st "Package List"
blo "40000,2900"
)
*1575 (MLText
uid 47,0
va (VaSet
isHidden 1
font "Arial,10,0"
)
xt "40000,3100,55600,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*1576 (Text
uid 49,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*1577 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,1200,33000,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*1578 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,2400,27500,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*1579 (Text
uid 52,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,5000,33500,6200"
st "Post-module directives:"
blo "20000,6000"
)
*1580 (MLText
uid 53,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*1581 (Text
uid 54,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "20000,6200,33200,7400"
st "End-module directives:"
blo "20000,7200"
)
*1582 (MLText
uid 55,0
va (VaSet
isHidden 1
)
xt "20000,7400,20000,7400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,-4,1277,994"
viewArea "-88749,-10207,219534,185064"
cachedDiagramExtent "-415500,0,269000,308500"
pageSetupInfo (PageSetupInfo
ptrCmd "Acrobat Distiller,winspool,"
fileName "C:\\Documents and Settings\\All Users\\Desktop\\*.pdf"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 1523
paperHeight 1077
windowsPaperWidth 1523
windowsPaperHeight 1077
paperType "A3"
windowsPaperName "A3"
scale 75
panelVisible 1
allPanelsVisible 1
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-91500,0"
lastUid 52088,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1583 (Text
va (VaSet
font "Arial,12,1"
)
xt "1500,2750,6500,4250"
st "<library>"
blo "1500,3950"
tm "BdLibraryNameMgr"
)
*1584 (Text
va (VaSet
font "Arial,12,1"
)
xt "1500,4250,6000,5750"
st "<block>"
blo "1500,5450"
tm "BlkNameMgr"
)
*1585 (Text
va (VaSet
font "Arial,12,1"
)
xt "1500,5750,2500,7250"
st "I0"
blo "1500,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "1500,12750,1500,12750"
)
header ""
)
elements [
]
)
gi *1586 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1550,0,9550,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1587 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1050,2750,2950,4250"
st "Library"
blo "-1050,3950"
)
*1588 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1050,4250,9050,5750"
st "MWComponent"
blo "-1050,5450"
)
*1589 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1050,5750,-50,7250"
st "I0"
blo "-1050,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8050,750,-8050,750"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1590 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,2750,3300,4250"
st "Library"
blo "-700,3950"
)
*1591 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,4250,8700,5750"
st "SaComponent"
blo "-700,5450"
)
*1592 (Text
va (VaSet
font "Arial,12,1"
)
xt "-700,5750,300,7250"
st "I0"
blo "-700,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-7700,750,-7700,750"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1700,0,9700,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1593 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1200,2750,2800,4250"
st "Library"
blo "-1200,3950"
)
*1594 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1200,4250,9200,5750"
st "VhdlComponent"
blo "-1200,5450"
)
*1595 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1200,5750,-200,7250"
st "I0"
blo "-1200,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8200,750,-8200,750"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2450,0,10450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1596 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1950,2750,2050,4250"
st "Library"
blo "-1950,3950"
)
*1597 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1950,4250,9950,5750"
st "VerilogComponent"
blo "-1950,5450"
)
*1598 (Text
va (VaSet
font "Arial,12,1"
)
xt "-1950,5750,-950,7250"
st "I0"
blo "-1950,6950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-8950,750,-8950,750"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
textGroup (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1599 (Text
va (VaSet
font "Arial,12,1"
)
xt "2950,3500,5050,5000"
st "eb1"
blo "2950,4700"
tm "HdlTextNameMgr"
)
*1600 (Text
va (VaSet
font "Arial,12,1"
)
xt "2950,5000,3650,6500"
st "1"
blo "2950,6200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,1600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-400,-650,400,650"
st "G"
blo "-400,350"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2000,1400"
st "sig0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3000,1400"
st "dbus0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,2700,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1300,6300,2300"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,12600,-400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "250,250,850,1550"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1601 (Text
va (VaSet
font "Arial,11,1"
)
xt "11200,20000,23000,21400"
st "Frame Declarations"
blo "11200,21100"
)
*1602 (MLText
va (VaSet
)
xt "11200,21400,11200,21400"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,7400,-400"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "250,250,850,1550"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1603 (Text
va (VaSet
font "Arial,11,1"
)
xt "11200,20000,23000,21400"
st "Frame Declarations"
blo "11200,21100"
)
*1604 (MLText
va (VaSet
)
xt "11200,21400,11200,21400"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
n "Port"
t ""
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
n "Port"
t ""
m 3
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,9,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "60500,1200,67500,2400"
st "Declarations"
blo "60500,2100"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "60500,2400,63500,3600"
st "Ports:"
blo "60500,3300"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "60500,1200,65100,2400"
st "Pre User:"
blo "60500,2200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "60500,1200,60500,1200"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "60500,2400,69500,3600"
st "Diagram Signals:"
blo "60500,3300"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,10,1"
)
xt "60500,1200,66800,2400"
st "Post User:"
blo "60500,2200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "60500,1200,60500,1200"
tm "BdDeclarativeTextMgr"
)
showAttributes 1
)
)
