#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun  3 12:23:31 2021
# Process ID: 8372
# Current directory: C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10120 C:\Users\brebu\OneDrive\Desktop\LaburiCN\Lab4\project_1\project_1.xpr
# Log file: C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/vivado.log
# Journal file: C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.srcs/sources_1/new/sumator_complet_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator_complet_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.srcs/sources_1/new/UAT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UAT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.srcs/sources_1/new/Convertor2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convertor2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.srcs/sources_1/new/GUAT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GUAT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.srcs/sources_1/new/Convertor16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convertor16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.srcs/sources_1/new/Convertor4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convertor4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.srcs/sources_1/new/Convertor1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convertor1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.srcs/sources_1/new/EliminareBit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EliminareBit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_0_0/sim/Schema_sumator_complet_1bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_1_0/sim/Schema_sumator_complet_1bit_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_2_0/sim/Schema_sumator_complet_1bit_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_3_0/sim/Schema_sumator_complet_1bit_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_4_0/sim/Schema_sumator_complet_1bit_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_5_0/sim/Schema_sumator_complet_1bit_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_6_0/sim/Schema_sumator_complet_1bit_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_7_0/sim/Schema_sumator_complet_1bit_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_8_0/sim/Schema_sumator_complet_1bit_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_9_0/sim/Schema_sumator_complet_1bit_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_10_0/sim/Schema_sumator_complet_1bit_10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_11_0/sim/Schema_sumator_complet_1bit_11_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_11_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_12_0/sim/Schema_sumator_complet_1bit_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_12_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_13_0/sim/Schema_sumator_complet_1bit_13_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_13_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_14_0/sim/Schema_sumator_complet_1bit_14_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_14_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_sumator_complet_1bit_15_0/sim/Schema_sumator_complet_1bit_15_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_sumator_complet_1bit_15_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_UAT_0_0/sim/Schema_UAT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_UAT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_UAT_1_0/sim/Schema_UAT_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_UAT_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_UAT_2_0/sim/Schema_UAT_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_UAT_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_UAT_3_0/sim/Schema_UAT_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_UAT_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor2_32_0_0/sim/Schema_Convertor2_32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor2_32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_GUAT_0_0/sim/Schema_GUAT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_GUAT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor16_1_0_1/sim/Schema_Convertor16_1_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor16_1_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor4_1_0_0/sim/Schema_Convertor4_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor4_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor4_1_1_0/sim/Schema_Convertor4_1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor4_1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor4_1_2_0/sim/Schema_Convertor4_1_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor4_1_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor4_1_3_0/sim/Schema_Convertor4_1_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor4_1_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor4_1_4_0/sim/Schema_Convertor4_1_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor4_1_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor4_1_5_0/sim/Schema_Convertor4_1_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor4_1_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor4_1_6_0/sim/Schema_Convertor4_1_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor4_1_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor4_1_7_0/sim/Schema_Convertor4_1_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor4_1_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor4_1_8_0/sim/Schema_Convertor4_1_8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor4_1_8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor4_1_9_0/sim/Schema_Convertor4_1_9_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor4_1_9_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_Convertor1_4_0_0/sim/Schema_Convertor1_4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_Convertor1_4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_EliminareBit_0_1/sim/Schema_EliminareBit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_EliminareBit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_EliminareBit_1_1/sim/Schema_EliminareBit_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_EliminareBit_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_EliminareBit_2_1/sim/Schema_EliminareBit_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_EliminareBit_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/ip/Schema_EliminareBit_3_0/sim/Schema_EliminareBit_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_EliminareBit_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.ip_user_files/bd/Schema/sim/Schema.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.gen/sources_1/bd/Schema/hdl/Schema_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Schema_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.srcs/sim_1/new/Test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test2
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1204.008 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 2ed687394c4e481b9ae54c4bc54a6b4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test2_behav xil_defaultlib.Test2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2ed687394c4e481b9ae54c4bc54a6b4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test2_behav xil_defaultlib.Test2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Convertor16_1
Compiling module xil_defaultlib.Schema_Convertor16_1_0_1
Compiling module xil_defaultlib.Convertor1_4
Compiling module xil_defaultlib.Schema_Convertor1_4_0_0
Compiling module xil_defaultlib.Convertor2_32
Compiling module xil_defaultlib.Schema_Convertor2_32_0_0
Compiling module xil_defaultlib.Convertor4_1
Compiling module xil_defaultlib.Schema_Convertor4_1_0_0
Compiling module xil_defaultlib.Schema_Convertor4_1_1_0
Compiling module xil_defaultlib.Schema_Convertor4_1_2_0
Compiling module xil_defaultlib.Schema_Convertor4_1_3_0
Compiling module xil_defaultlib.Schema_Convertor4_1_4_0
Compiling module xil_defaultlib.Schema_Convertor4_1_5_0
Compiling module xil_defaultlib.Schema_Convertor4_1_6_0
Compiling module xil_defaultlib.Schema_Convertor4_1_7_0
Compiling module xil_defaultlib.Schema_Convertor4_1_8_0
Compiling module xil_defaultlib.Schema_Convertor4_1_9_0
Compiling module xil_defaultlib.EliminareBit
Compiling module xil_defaultlib.Schema_EliminareBit_0_1
Compiling module xil_defaultlib.Schema_EliminareBit_1_1
Compiling module xil_defaultlib.Schema_EliminareBit_2_1
Compiling module xil_defaultlib.Schema_EliminareBit_3_0
Compiling module xil_defaultlib.GUAT
Compiling module xil_defaultlib.Schema_GUAT_0_0
Compiling module xil_defaultlib.UAT
Compiling module xil_defaultlib.Schema_UAT_0_0
Compiling module xil_defaultlib.Schema_UAT_1_0
Compiling module xil_defaultlib.Schema_UAT_2_0
Compiling module xil_defaultlib.Schema_UAT_3_0
Compiling module xil_defaultlib.sumator_complet_1bit
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_0_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_1_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_10_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_11_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_12_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_13_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_14_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_15_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_2_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_3_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_4_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_5_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_6_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_7_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_8_0
Compiling module xil_defaultlib.Schema_sumator_complet_1bit_9_0
Compiling module xil_defaultlib.Schema
Compiling module xil_defaultlib.Schema_wrapper
Compiling module xil_defaultlib.Test2
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test2_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/Test2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  3 12:24:58 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test2_behav -key {Behavioral:sim_1:Functional:Test2} -tclbatch {Test2.tcl} -protoinst "protoinst_files/Schema.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Schema.protoinst
Time resolution is 1 ps
source Test2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 1204.008 ; gain = 0.000
archive_project C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1.xpr.zip -temp_dir C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/.Xil/Vivado-8372-DESKTOP-UQS0J8L -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/.Xil/Vivado-8372-DESKTOP-UQS0J8L' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/.Xil/Vivado-8372-DESKTOP-UQS0J8L/PrjAr/_X_'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 1204.008 ; gain = 0.000
archive_project C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/Lab4.xpr.zip -temp_dir C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/.Xil/Vivado-8372-DESKTOP-UQS0J8L -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/.Xil/Vivado-8372-DESKTOP-UQS0J8L' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/project_1/.Xil/Vivado-8372-DESKTOP-UQS0J8L/PrjAr/_X_'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab4/Lab4.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 1204.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  3 12:48:49 2021...
