
*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint /home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/uart_puf_nexys-a7-100t.runs/impl_1/system_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2300.348 ; gain = 5.938 ; free physical = 507 ; free virtual = 4439
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-100t:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-100t:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2328.379 ; gain = 0.000 ; free physical = 903 ; free virtual = 4836
INFO: [Netlist 29-17] Analyzing 1030 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y200' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y201' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y202' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y203' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y204' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y205' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y206' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y207' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y208' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y209' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y210' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y211' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y212' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y213' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y214' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y215' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y216' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y217' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y218' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y219' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y220' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y221' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y222' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y223' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y224' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y225' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y226' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y227' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y228' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y229' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y230' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y231' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y232' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y233' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y234' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y235' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y236' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y237' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y238' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y239' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y240' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y241' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y242' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y243' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y244' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y245' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y246' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y247' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y248' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y249' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y250' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y251' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y252' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y253' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y254' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y255' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y256' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y257' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y258' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y259' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y260' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y261' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y262' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y263' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X0Y264' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y200' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y201' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y202' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y203' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y204' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y205' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y206' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y207' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y208' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y209' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y210' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y211' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y212' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y213' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y214' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y215' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y216' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y217' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y218' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y219' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y220' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y221' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y222' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y223' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y224' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y225' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y226' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y227' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y228' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y229' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y230' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y231' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y232' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y233' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y234' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y235' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y236' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y237' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y238' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y239' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y240' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y241' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y242' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y243' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y244' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y245' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y246' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y247' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y248' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y249' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y250' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y251' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y252' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y253' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y254' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y255' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y256' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y257' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y258' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y259' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y260' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y261' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y262' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y263' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X4Y264' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y200' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y201' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y202' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y203' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y204' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y205' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y206' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y207' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y208' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y209' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y210' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y211' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y212' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y213' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y214' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y215' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y216' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y217' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y218' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y219' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y220' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y221' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y222' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y223' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y224' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y225' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y226' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y227' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y228' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y229' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y230' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y231' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y232' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y233' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y234' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y235' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y236' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y237' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y238' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y239' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y240' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y241' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y242' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y243' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y244' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y245' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y246' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y247' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y248' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y249' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y250' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y251' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y252' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y253' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y254' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y255' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y256' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y257' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y258' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y259' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y260' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y261' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y262' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y263' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X8Y264' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y200' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y201' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y202' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y203' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y204' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y205' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y206' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y207' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y208' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y209' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y210' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y211' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y212' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y213' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y214' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y215' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y216' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y217' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y218' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y219' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y220' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y221' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y222' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y223' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y224' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y225' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y226' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y227' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y228' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y229' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y230' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y231' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y232' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y233' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y234' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y235' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y236' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y237' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y238' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y239' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y240' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y241' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y242' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y243' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y244' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y245' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y246' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y247' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y248' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y249' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y250' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y251' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y252' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y253' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y254' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y255' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y256' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y257' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y258' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y259' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y260' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y261' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y262' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y263' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X12Y264' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[28].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[29].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[30].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[31].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[44].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[45].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[46].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[47].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[60].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[61].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[62].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[63].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[76].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[77].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[78].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[79].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[92].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[93].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[94].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[95].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[0].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y109' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y110' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y111' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y112' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y113' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y114' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y115' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y116' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y117' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y118' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[10].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y119' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y120' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y121' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y122' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y123' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y124' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y125' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y126' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y127' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y128' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[11].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y129' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y130' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y131' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y132' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y133' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y134' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y135' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y136' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y137' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y138' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[12].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y139' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y140' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y141' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y142' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y143' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y144' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y145' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y146' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y147' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y148' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[13].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y149' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[141].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[142].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[143].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[144].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[145].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[146].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[147].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[148].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[149].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[14].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[150].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[151].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[152].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[153].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[154].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[155].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[156].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[157].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[158].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[159].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[15].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[160].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[161].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[162].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[163].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[164].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[165].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[166].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[167].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[168].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[169].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[16].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[170].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[171].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[172].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[173].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[174].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[175].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[176].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[177].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[178].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[179].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[17].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[180].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[181].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[182].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[183].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[184].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[185].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[186].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[187].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[188].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[189].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[18].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[190].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y200' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y201' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y202' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y203' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y204' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y205' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y206' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y207' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y208' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[19].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[1].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y209' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y210' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y211' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y212' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y213' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y214' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y215' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y216' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y217' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y218' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[20].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y219' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y220' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y221' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y222' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y223' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y224' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y225' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y226' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y227' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y228' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[21].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y229' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y230' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y231' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y232' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y233' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y234' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y235' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y236' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y237' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y238' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[22].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y239' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y240' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y241' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y242' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y243' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y244' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y245' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y246' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y247' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y248' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[23].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y249' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y250' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y251' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y252' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y253' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y254' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y255' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y256' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y257' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y258' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[24].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y259' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y260' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y261' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y262' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y263' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y264' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[25].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[26].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[27].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[28].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[29].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[2].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[30].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[31].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[32].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[33].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[34].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[35].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[36].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[37].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[38].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[39].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[3].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[40].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y50' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y51' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y52' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y53' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y54' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y55' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y56' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y57' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y58' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[4].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y59' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y60' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y61' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y62' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y63' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y64' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y65' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y66' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y67' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y68' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[5].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y69' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y70' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y71' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y72' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y73' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y74' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y75' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y76' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y77' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y78' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[6].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y79' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y80' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y81' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y82' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y83' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y84' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y85' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y86' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y87' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y88' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[7].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y89' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y90' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y91' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y92' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y93' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y94' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y95' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y96' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y97' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y98' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[8].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y99' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y100' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y101' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y102' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y103' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y104' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y105' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y106' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y107' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X16Y108' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Ro_Ar/GEN_RO[9].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[0].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y109' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y110' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y111' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y112' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y113' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y114' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y115' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y116' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y117' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y118' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[10].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y119' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y120' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y121' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y122' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y123' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y124' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y125' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y126' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y127' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y128' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[11].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y129' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y130' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y131' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y132' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y133' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y134' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y135' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y136' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y137' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y138' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[12].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y139' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y140' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y141' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y142' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y143' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y144' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y145' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y146' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y147' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y148' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[13].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y149' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[141].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[142].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[143].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[144].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[145].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[146].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[147].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[148].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[149].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[14].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[150].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[151].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[152].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[153].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[154].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[155].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[156].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[157].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[158].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[159].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[15].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[160].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[161].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[162].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[163].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[164].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[165].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[166].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[167].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[168].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[169].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[16].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[170].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[171].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[172].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[173].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[174].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[175].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[176].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[177].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[178].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[179].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[17].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[180].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[181].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[182].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[183].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[184].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[185].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[186].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[187].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[188].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[189].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[18].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[190].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y200' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y201' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y202' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y203' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y204' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y205' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y206' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y207' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y208' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[19].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[1].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y209' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y210' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y211' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y212' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y213' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y214' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y215' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y216' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y217' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y218' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[20].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y219' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y220' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y221' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y222' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y223' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y224' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y225' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y226' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y227' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y228' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[21].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y229' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y230' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y231' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y232' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y233' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y234' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y235' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y236' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y237' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y238' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[22].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y239' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y240' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y241' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y242' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y243' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y244' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y245' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y246' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y247' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y248' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[23].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y249' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y250' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y251' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y252' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y253' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y254' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y255' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y256' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y257' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y258' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[24].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y259' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y260' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y261' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y262' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y263' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y264' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[25].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[26].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[27].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[28].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[29].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[2].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[30].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[31].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[32].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[33].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[34].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[35].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[36].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[37].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[38].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[39].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[3].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[40].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y50' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y51' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y52' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y53' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y54' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y55' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y56' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y57' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y58' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[4].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y59' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y60' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y61' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y62' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y63' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y64' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y65' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y66' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y67' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y68' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[5].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y69' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y70' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y71' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y72' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y73' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y74' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y75' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y76' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y77' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y78' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[6].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y79' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y80' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y81' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y82' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y83' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y84' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y85' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y86' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y87' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y88' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[7].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y89' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y90' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y91' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y92' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y93' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y94' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y95' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y96' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y97' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y98' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[8].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y99' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y100' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y101' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y102' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y103' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y104' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y105' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y106' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y107' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X20Y108' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Ro_Ar/GEN_RO[9].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[0].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y109' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y110' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y111' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y112' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y113' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y114' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y115' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y116' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y117' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y118' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[10].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y119' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y120' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y121' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y122' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y123' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y124' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y125' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y126' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y127' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y128' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[11].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y129' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y130' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y131' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y132' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y133' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y134' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y135' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y136' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y137' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y138' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[12].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y139' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y140' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y141' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y142' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y143' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y144' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y145' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y146' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y147' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y148' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[13].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y149' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[141].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[142].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[143].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[144].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[145].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[146].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[147].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[148].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[149].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[14].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[150].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[151].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[152].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[153].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[154].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[155].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[156].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[157].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[158].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[159].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[15].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[160].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[161].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[162].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[163].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[164].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[165].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[166].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[167].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[168].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[169].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[16].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[170].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[171].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[172].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[173].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[174].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[175].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[176].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[177].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[178].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[179].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[17].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[180].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[181].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[182].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[183].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[184].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[185].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[186].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[187].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[188].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[189].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[18].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[190].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y200' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y201' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y202' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y203' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y204' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y205' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y206' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y207' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y208' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[19].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[1].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y209' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y210' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y211' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y212' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y213' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y214' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y215' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y216' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y217' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y218' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[20].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y219' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y220' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y221' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y222' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y223' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y224' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y225' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y226' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y227' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y228' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[21].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y229' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y230' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y231' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y232' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y233' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y234' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y235' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y236' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y237' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y238' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[22].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y239' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y240' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y241' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y242' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y243' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y244' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y245' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y246' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y247' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y248' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[23].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y249' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y250' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y251' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y252' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y253' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y254' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y255' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y256' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y257' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y258' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[24].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y259' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y260' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y261' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y262' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y263' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y264' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[25].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[26].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[27].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[28].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[29].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[2].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[30].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[31].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[32].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[33].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[34].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[35].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[36].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[37].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[38].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[39].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[3].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[40].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y50' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y51' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y52' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y53' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y54' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y55' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y56' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y57' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y58' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[4].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y59' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y60' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y61' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y62' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y63' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y64' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y65' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y66' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y67' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y68' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[5].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y69' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y70' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y71' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y72' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y73' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y74' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y75' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y76' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y77' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y78' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[6].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y79' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y80' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y81' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y82' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y83' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y84' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y85' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y86' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y87' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y88' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[7].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y89' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y90' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y91' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y92' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y93' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y94' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y95' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y96' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y97' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y98' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[8].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y99' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y100' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y101' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y102' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y103' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y104' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y105' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y106' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y107' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X24Y108' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Ro_Ar/GEN_RO[9].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[0].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[100].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[101].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[102].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[103].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[104].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[105].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[106].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[107].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[108].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[109].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[10].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[110].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[111].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[112].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[113].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[114].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[115].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[116].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[117].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[118].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[119].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[11].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[120].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[121].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[122].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[123].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[124].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[125].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[126].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[127].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[128].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[129].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[12].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[130].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[131].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[132].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[133].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[134].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[135].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[136].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[137].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[138].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[139].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[13].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[140].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[141].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[142].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[143].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[144].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[145].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[146].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[147].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[148].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[149].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[14].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[150].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[151].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[152].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[153].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[154].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[155].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[156].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[157].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[158].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[159].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[15].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[160].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[161].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[162].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[163].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[164].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[165].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[166].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[167].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[168].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[169].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[16].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[170].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[171].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[172].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[173].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[174].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[175].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[176].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[177].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[178].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[179].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[17].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[180].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[181].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[182].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[183].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[184].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[185].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[186].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[187].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[188].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[189].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[18].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[190].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y200' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y201' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y202' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y203' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y204' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y205' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y206' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y207' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y208' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[19].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[1].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y209' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y210' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y211' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y212' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y213' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y214' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y215' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y216' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y217' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y218' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[20].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y219' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y220' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y221' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y222' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y223' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y224' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y225' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y226' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y227' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y228' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[21].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y229' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y230' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y231' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y232' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y233' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y234' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y235' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y236' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y237' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y238' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[22].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y239' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y240' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y241' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y242' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y243' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y244' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y245' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y246' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y247' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y248' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[23].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y249' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y250' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y251' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y252' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y253' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y254' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y255' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y256' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y257' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y258' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[24].ROX. This constraint is ignored
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y259' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y260' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y261' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y262' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y263' could not be found in current part 'xc7a100tcsg324-1'
CRITICAL WARNING: [Constraints 18-4383] Could not create 'LOC' constraint because the specified site 'SLICE_X28Y264' could not be found in current part 'xc7a100tcsg324-1'
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[25].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[26].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[27].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[28].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[29].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[2].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[30].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[31].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[32].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[33].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[34].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[35].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[36].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[37].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[38].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[39].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[3].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[40].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[41].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[42].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[43].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[44].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[45].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[46].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[47].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[48].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[49].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[4].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[50].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[51].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[52].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[53].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[54].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[55].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[56].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[57].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[58].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[59].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[5].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[60].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[61].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[62].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[63].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[64].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[65].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[66].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[67].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[68].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[69].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[6].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[70].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[71].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[72].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[73].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[74].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[75].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[76].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[77].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[78].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[79].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[7].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[80].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[81].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[82].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[83].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[84].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[85].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[86].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[87].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[88].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[89].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[8].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[90].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[91].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[92].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[93].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[94].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[95].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[96].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[97].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[98].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[99].ROX. This constraint is ignored
WARNING: [Constraints 18-468] Cannot LOC hierarchical instance i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Ro_Ar/GEN_RO[9].ROX. This constraint is ignored
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2482.090 ; gain = 7.938 ; free physical = 388 ; free virtual = 4318
Restored from archive | CPU: 0.090000 secs | Memory: 1.183556 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2482.090 ; gain = 7.938 ; free physical = 388 ; free virtual = 4318
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2482.090 ; gain = 0.000 ; free physical = 388 ; free virtual = 4318
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2482.090 ; gain = 192.617 ; free physical = 388 ; free virtual = 4318
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2610.527 ; gain = 122.500 ; free physical = 355 ; free virtual = 4295

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13ef35497

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2610.527 ; gain = 0.000 ; free physical = 355 ; free virtual = 4295

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 19 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d9e8badd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2715.523 ; gain = 24.012 ; free physical = 274 ; free virtual = 4207
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Retarget, 6146 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b0f1611e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2715.523 ; gain = 24.012 ; free physical = 268 ; free virtual = 4207
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 6145 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 194386804

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2715.523 ; gain = 24.012 ; free physical = 268 ; free virtual = 4207
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 8236 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Mux_a/Y_Out_BUFG_inst to drive 32 load(s) on clock net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Mux_a/Y_Out_BUFG
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Mux_b/Y_Out_BUFG_inst to drive 32 load(s) on clock net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Mux_b/Y_Out_BUFG
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Mux_a/Y_Out_BUFG_inst to drive 32 load(s) on clock net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Mux_a/Y_Out_BUFG
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Mux_b/Y_Out_BUFG_inst to drive 32 load(s) on clock net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Mux_b/Y_Out_BUFG
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Mux_a/Y_Out_BUFG_inst to drive 32 load(s) on clock net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Mux_a/Y_Out_BUFG
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Mux_b/Y_Out_BUFG_inst to drive 32 load(s) on clock net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Mux_b/Y_Out_BUFG
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Mux_a/Y_Out_BUFG_inst to drive 32 load(s) on clock net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Mux_a/Y_Out_BUFG
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Mux_b/Y_Out_BUFG_inst to drive 32 load(s) on clock net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Mux_b/Y_Out_BUFG
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Mux_a/Y_Out_BUFG_inst to drive 32 load(s) on clock net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Mux_a/Y_Out_BUFG
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Mux_b/Y_Out_BUFG_inst to drive 32 load(s) on clock net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[4].pufX/Mux_b/Y_Out_BUFG
INFO: [Opt 31-193] Inserted 10 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 15463f586

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2715.523 ; gain = 24.012 ; free physical = 274 ; free virtual = 4213
INFO: [Opt 31-662] Phase BUFG optimization created 10 cells of which 10 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15463f586

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2715.523 ; gain = 24.012 ; free physical = 274 ; free virtual = 4213
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15463f586

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2715.523 ; gain = 24.012 ; free physical = 274 ; free virtual = 4220
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 6145 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                           6146  |
|  Constant propagation         |               0  |               0  |                                           6145  |
|  Sweep                        |               0  |               0  |                                           8236  |
|  BUFG optimization            |              10  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           6145  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2715.523 ; gain = 0.000 ; free physical = 274 ; free virtual = 4220
Ending Logic Optimization Task | Checksum: 139dbe6a9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2715.523 ; gain = 24.012 ; free physical = 274 ; free virtual = 4220

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 0 After: 8192
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_system_clk_wiz_48mhz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/system_constr.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: ed21cad4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 290 ; free virtual = 4246
Ending Power Optimization Task | Checksum: ed21cad4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3027.414 ; gain = 311.891 ; free physical = 294 ; free virtual = 4250

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_system_clk_wiz_48mhz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/system_constr.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: e6c343f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 297 ; free virtual = 4248
Ending Final Cleanup Task | Checksum: e6c343f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 297 ; free virtual = 4248

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 297 ; free virtual = 4248
Ending Netlist Obfuscation Task | Checksum: e6c343f8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 297 ; free virtual = 4248
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1229 Warnings, 822 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3027.414 ; gain = 542.355 ; free physical = 297 ; free virtual = 4247
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_system_clk_wiz_48mhz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/system_constr.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 245 ; free virtual = 4206
INFO: [Common 17-1381] The checkpoint '/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/uart_puf_nexys-a7-100t.runs/impl_1/system_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/uart_puf_nexys-a7-100t.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-3] Combinatorial Loops exceed allowed limit: 1000 combinatorial loops (LUTLP) have been found per current limit and messages issued, but there may be more loops.  The loops checking limit may be adjusted using the drc.maxLimitLUTLP parameter. The limit has a default of 1000 because of potential DRC performance issues if many more such loops are found.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1001 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 282 ; free virtual = 4215
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a7cae00f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 282 ; free virtual = 4215
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 282 ; free virtual = 4215

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17eb74e48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 187 ; free virtual = 4144

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 126f52ae8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 231 ; free virtual = 4222

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 126f52ae8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 226 ; free virtual = 4221
Phase 1 Placer Initialization | Checksum: 126f52ae8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 221 ; free virtual = 4222

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e5a7ecde

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 198 ; free virtual = 4220

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b75032df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 198 ; free virtual = 4220

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4163 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 2079 nets or cells. Created 0 new cell, deleted 2079 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 197 ; free virtual = 4134

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           2079  |                  2079  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           2079  |                  2079  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1a613cece

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 197 ; free virtual = 4135
Phase 2.3 Global Placement Core | Checksum: 1d77627d5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 197 ; free virtual = 4135
Phase 2 Global Placement | Checksum: 1d77627d5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 201 ; free virtual = 4139

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1411da9e3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 201 ; free virtual = 4139

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 238ccab2b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 201 ; free virtual = 4138

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 179d9500a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 201 ; free virtual = 4138

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2283d6ab9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 201 ; free virtual = 4138

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 177bbf889

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 181 ; free virtual = 4131

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1496c9a1c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 181 ; free virtual = 4131

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c668c4c0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 181 ; free virtual = 4131
Phase 3 Detail Placement | Checksum: 1c668c4c0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 181 ; free virtual = 4131

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_system_clk_wiz_48mhz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/system_constr.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20c921abd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.806 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19df86a2e

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4123
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 182ff6719

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4123
Phase 4.1.1.1 BUFG Insertion | Checksum: 20c921abd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4123
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.806. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4123
Phase 4.1 Post Commit Optimization | Checksum: 19e7ae8ff

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4123

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19e7ae8ff

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4123

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19e7ae8ff

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4123
Phase 4.3 Placer Reporting | Checksum: 19e7ae8ff

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4123

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4123

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4123
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16791a317

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4123
Ending Placer Task | Checksum: 10d1dbd48

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4123
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 2230 Warnings, 822 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 214 ; free virtual = 4154
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 212 ; free virtual = 4179
INFO: [Common 17-1381] The checkpoint '/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/uart_puf_nexys-a7-100t.runs/impl_1/system_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 208 ; free virtual = 4161
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 205 ; free virtual = 4157
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 2230 Warnings, 822 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 158 ; free virtual = 4123
INFO: [Common 17-1381] The checkpoint '/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/uart_puf_nexys-a7-100t.runs/impl_1/system_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-3] Combinatorial Loops exceed allowed limit: 1000 combinatorial loops (LUTLP) have been found per current limit and messages issued, but there may be more loops.  The loops checking limit may be adjusted using the drc.maxLimitLUTLP parameter. The limit has a default of 1000 because of potential DRC performance issues if many more such loops are found.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1001 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ad921478 ConstDB: 0 ShapeSum: 5f8ba8d0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 92591674

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 183 ; free virtual = 4005
Post Restoration Checksum: NetGraph: 24ba0b27 NumContArr: 6d9f0b4d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 92591674

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 190 ; free virtual = 4012

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 92591674

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 154 ; free virtual = 3977

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 92591674

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3027.414 ; gain = 0.000 ; free physical = 154 ; free virtual = 3977
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a0fb4d0c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3043.984 ; gain = 16.570 ; free physical = 178 ; free virtual = 3974
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.103 | TNS=0.000  | WHS=-0.500 | THS=-68.320|

Phase 2 Router Initialization | Checksum: 10e874d16

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3043.984 ; gain = 16.570 ; free physical = 177 ; free virtual = 3976

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.684032 %
  Global Horizontal Routing Utilization  = 0.962205 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5698
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5696
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 11597


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10e874d16

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3043.984 ; gain = 16.570 ; free physical = 175 ; free virtual = 3974
Phase 3 Initial Routing | Checksum: 194ad883a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3070.484 ; gain = 43.070 ; free physical = 185 ; free virtual = 3979

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 464
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.085 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20707d695

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3070.484 ; gain = 43.070 ; free physical = 178 ; free virtual = 3966
Phase 4 Rip-up And Reroute | Checksum: 20707d695

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3070.484 ; gain = 43.070 ; free physical = 176 ; free virtual = 3966

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19f1ac7fb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3070.484 ; gain = 43.070 ; free physical = 171 ; free virtual = 3966
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.093 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19f1ac7fb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3070.484 ; gain = 43.070 ; free physical = 171 ; free virtual = 3966

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19f1ac7fb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3070.484 ; gain = 43.070 ; free physical = 171 ; free virtual = 3966
Phase 5 Delay and Skew Optimization | Checksum: 19f1ac7fb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3070.484 ; gain = 43.070 ; free physical = 171 ; free virtual = 3966

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dd013d64

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3070.484 ; gain = 43.070 ; free physical = 170 ; free virtual = 3966
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.093 | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16f68c7c2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3070.484 ; gain = 43.070 ; free physical = 170 ; free virtual = 3966
Phase 6 Post Hold Fix | Checksum: 16f68c7c2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3070.484 ; gain = 43.070 ; free physical = 170 ; free virtual = 3966

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.31201 %
  Global Horizontal Routing Utilization  = 1.63669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f2501332

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3070.484 ; gain = 43.070 ; free physical = 170 ; free virtual = 3966

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f2501332

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3070.484 ; gain = 43.070 ; free physical = 170 ; free virtual = 3966

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 260a1b239

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3102.500 ; gain = 75.086 ; free physical = 170 ; free virtual = 3966

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.093 | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 260a1b239

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3102.500 ; gain = 75.086 ; free physical = 170 ; free virtual = 3966
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3102.500 ; gain = 75.086 ; free physical = 212 ; free virtual = 4008

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 3231 Warnings, 822 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 3102.500 ; gain = 75.086 ; free physical = 212 ; free virtual = 4008
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3102.500 ; gain = 0.000 ; free physical = 183 ; free virtual = 4003
INFO: [Common 17-1381] The checkpoint '/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/uart_puf_nexys-a7-100t.runs/impl_1/system_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/uart_puf_nexys-a7-100t.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_system_clk_wiz_48mhz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/system_constr.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/uart_puf_nexys-a7-100t.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_system_clk_wiz_48mhz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/system_constr.xdc:4]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
129 Infos, 3231 Warnings, 822 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[0].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[1].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[252].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[253].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[254].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[255].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[28].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[29].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[30].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[31].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[44].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[45].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[46].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[47].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[60].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[61].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[62].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[63].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[76].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[77].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[78].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[79].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[92].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[93].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[94].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[95].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[2].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[0].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[100].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[101].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[102].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[103].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[104].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[105].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[106].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[107].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[108].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[109].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[10].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[110].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[111].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[112].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[113].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[114].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[115].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[116].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[117].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[118].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[119].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[11].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[120].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[121].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[122].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[123].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[124].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[125].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[126].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[127].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[128].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[129].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[12].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[130].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[131].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[132].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[133].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[134].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[135].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[136].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[137].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[138].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[139].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[13].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[140].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[141].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[142].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[143].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[144].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[145].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[146].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[147].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[148].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[149].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[14].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[150].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[151].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[152].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[153].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[154].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[155].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[156].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[157].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[158].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[159].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[15].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[160].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[161].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[162].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[163].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[164].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[165].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[166].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[167].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[168].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[169].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[16].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[170].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[171].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[172].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[173].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[174].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[175].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[176].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[177].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[178].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[179].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[17].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[180].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[181].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[182].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[183].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[184].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[185].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[186].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[187].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[188].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[189].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[18].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[190].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[191].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[192].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[193].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[194].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[195].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[196].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[197].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[198].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[199].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[19].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[1].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[200].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[201].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[202].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[203].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[204].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[205].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[206].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[207].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[208].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[209].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[20].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[210].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[211].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[212].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[213].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[214].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[215].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[216].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[217].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[218].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[219].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[21].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[220].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[221].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[222].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[223].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[224].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[225].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[226].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[227].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[228].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[229].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[22].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[230].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[231].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[232].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[233].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[234].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[235].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[236].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[237].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[238].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[239].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[23].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[240].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[241].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[242].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[243].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[244].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[245].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[246].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[247].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[248].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[249].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[24].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[250].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[251].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[25].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[26].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[27].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[2].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[32].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[33].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[34].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[35].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[36].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[37].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[38].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[39].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[3].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[40].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[41].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[42].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[43].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[48].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[49].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[4].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[50].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[51].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[52].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[53].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[54].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[55].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[56].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[57].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[58].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[59].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[5].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[64].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[65].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[66].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[67].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[68].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[69].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[6].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[70].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[71].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[72].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[73].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[74].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[75].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[7].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[80].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[81].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[82].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[83].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[84].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[85].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[86].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[87].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[88].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[89].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[8].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[90].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[91].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[96].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[97].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[98].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[99].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_1, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_2, i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_3, and i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[3].pufX/Ro_Ar/GEN_RO[9].ROX/r_ring_oscillator_inferred_i_4.
WARNING: [DRC LUTLP-3] Combinatorial Loops exceed allowed limit: 1000 combinatorial loops (LUTLP) have been found per current limit and messages issued, but there may be more loops.  The loops checking limit may be adjusted using the drc.maxLimitLUTLP parameter. The limit has a default of 1000 because of potential DRC performance issues if many more such loops are found.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Mux_a/Y_Out is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Mux_a/Y_Out_INST_0/O, cell i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Mux_a/Y_Out_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Mux_b/Y_Out is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Mux_b/Y_Out_INST_0/O, cell i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[5].pufX/Mux_b/Y_Out_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Mux_a/Y_Out is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Mux_a/Y_Out_INST_0/O, cell i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Mux_a/Y_Out_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Mux_b/Y_Out is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Mux_b/Y_Out_INST_0/O, cell i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[6].pufX/Mux_b/Y_Out_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Mux_a/Y_Out is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Mux_a/Y_Out_INST_0/O, cell i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Mux_a/Y_Out_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Mux_b/Y_Out is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Mux_b/Y_Out_INST_0/O, cell i_system_wrapper/system_i/util_uart_puf/inst/puf/puf_ar/GEN_puf[7].pufX/Mux_b/Y_Out_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/valid_reg_i_2_n_0 is a gated clock net sourced by a combinational pin i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/valid_reg_i_2/O, cell i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/valid_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1009 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 18577056 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ace-intern/Desktop/CPs/CP8/challenge/lecture-week-9-hardware-security-intern/Challenge/CP8/projects/uart_puf/nexys-a7-100t/uart_puf_nexys-a7-100t.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Aug  2 11:45:12 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1009 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3447.965 ; gain = 255.719 ; free physical = 462 ; free virtual = 3963
INFO: [Common 17-206] Exiting Vivado at Tue Aug  2 11:45:12 2022...
