<profile>

<section name = "Vivado HLS Report for 'weight_load_bias_wri'" level="0">
<item name = "Date">Tue Nov 10 23:50:09 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">pose_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00, 2.266, 0.38</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- bias_write_loop">?, ?, 4, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 104</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 78</column>
<column name="Register">0, -, 741, 64</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="oo_fu_199_p2">+, 0, 0, 20, 13, 1</column>
<column name="ret_V_fu_171_p2">+, 0, 0, 40, 33, 33</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_49">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_194_p2">icmp, 0, 0, 13, 13, 13</column>
<column name="tmp_11_fu_180_p2">icmp, 0, 0, 21, 33, 33</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_V_phi_fu_134_p4">15, 3, 256, 768</column>
<column name="fifo_bias_V_V_blk_n">9, 2, 1, 2</column>
<column name="i_op_assign_reg_120">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="LAYER_IN_NUM_V_reg_243">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="bus_b_data_V_reg_284">512, 0, 512, 0</column>
<column name="bus_b_offset_reg_275">1, 0, 1, 0</column>
<column name="exitcond_reg_266">1, 0, 1, 0</column>
<column name="i_op_assign_reg_120">13, 0, 13, 0</column>
<column name="ret_V_reg_252">33, 0, 33, 0</column>
<column name="tmp_12_reg_261">13, 0, 13, 0</column>
<column name="bus_b_offset_reg_275">64, 32, 1, 0</column>
<column name="exitcond_reg_266">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, weight_load_bias_wri, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, weight_load_bias_wri, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, weight_load_bias_wri, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, weight_load_bias_wri, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, weight_load_bias_wri, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, weight_load_bias_wri, return value</column>
<column name="bias_burst_buf_V_address0">out, 2, ap_memory, bias_burst_buf_V, array</column>
<column name="bias_burst_buf_V_ce0">out, 1, ap_memory, bias_burst_buf_V, array</column>
<column name="bias_burst_buf_V_q0">in, 512, ap_memory, bias_burst_buf_V, array</column>
<column name="fifo_bias_V_V_din">out, 256, ap_fifo, fifo_bias_V_V, pointer</column>
<column name="fifo_bias_V_V_full_n">in, 1, ap_fifo, fifo_bias_V_V, pointer</column>
<column name="fifo_bias_V_V_write">out, 1, ap_fifo, fifo_bias_V_V, pointer</column>
<column name="inst1_V">in, 192, ap_none, inst1_V, scalar</column>
<column name="inst3_V">in, 192, ap_none, inst3_V, scalar</column>
<column name="in_num_iter">in, 32, ap_none, in_num_iter, scalar</column>
</table>
</item>
</section>
</profile>
