###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-9)
#  Generated on:      Mon Mar  3 19:00:10 2014
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Hold Check with Pin \UUT/regfile/rx_28/data_out_reg[5] /CK 
Endpoint:   \UUT/regfile/rx_28/data_out_reg[5] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_28/data_out_reg[5] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28260
  Slack Time                  0.23690
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                    |              |          |         |       | Annotation |         |         |  Time   | 
     |------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_28/data_out_reg[5] | CK ^         |          | 0.00000 | CLK   |            | 1.88047 |         | 0.00000 | 
     | \UUT/regfile/rx_28/data_out_reg[5] | CK ^ -> QN ^ | DFFR_X1  | 0.03160 | n4777 |            | 0.00173 | 0.25060 | 0.25060 | 
     | U1168                              |              | OAI22_X1 | 0.03160 | n4777 |       SPEF | 0.00173 | 0.00000 | 0.25060 | 
     | U1168                              | A1 ^ -> ZN v | OAI22_X1 | 0.01430 | n3601 |            | 0.00141 | 0.03200 | 0.28260 | 
     | \UUT/regfile/rx_28/data_out_reg[5] |              | DFFR_X1  | 0.01430 | n3601 |       SPEF | 0.00141 | 0.00000 | 0.28260 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin \UUT/regfile/rx_24/data_out_reg[9] /CK 
Endpoint:   \UUT/regfile/rx_24/data_out_reg[9] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_24/data_out_reg[9] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28290
  Slack Time                  0.23720
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                    |              |          |         |       | Annotation |         |         |  Time   | 
     |------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_24/data_out_reg[9] | CK ^         |          | 0.00000 | CLK   |            | 1.88047 |         | 0.00000 | 
     | \UUT/regfile/rx_24/data_out_reg[9] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | n4901 |            | 0.00175 | 0.25080 | 0.25080 | 
     | U972                               |              | OAI22_X1 | 0.03170 | n4901 |       SPEF | 0.00175 | 0.00000 | 0.25080 | 
     | U972                               | A1 ^ -> ZN v | OAI22_X1 | 0.01440 | n3470 |            | 0.00141 | 0.03210 | 0.28290 | 
     | \UUT/regfile/rx_24/data_out_reg[9] |              | DFFR_X1  | 0.01440 | n3470 |       SPEF | 0.00141 | 0.00000 | 0.28290 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin \UUT/regfile/rx_29/data_out_reg[1] /CK 
Endpoint:   \UUT/regfile/rx_29/data_out_reg[1] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_29/data_out_reg[1] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28290
  Slack Time                  0.23720
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                    |              |          |         |       | Annotation |         |         |  Time   | 
     |------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_29/data_out_reg[1] | CK ^         |          | 0.00000 | CLK   |            | 1.88047 |         | 0.00000 | 
     | \UUT/regfile/rx_29/data_out_reg[1] | CK ^ -> QN ^ | DFFR_X1  | 0.03180 | n4761 |            | 0.00176 | 0.25090 | 0.25090 | 
     | U1404                              |              | OAI22_X1 | 0.03180 | n4761 |       SPEF | 0.00176 | 0.00000 | 0.25090 | 
     | U1404                              | A1 ^ -> ZN v | OAI22_X1 | 0.01430 | n3761 |            | 0.00138 | 0.03200 | 0.28290 | 
     | \UUT/regfile/rx_29/data_out_reg[1] |              | DFFR_X1  | 0.01430 | n3761 |       SPEF | 0.00138 | 0.00000 | 0.28290 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] /CK 
Endpoint:   \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] /D  (v) checked with  
leading edge of 'CLK'
Beginpoint: \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] /QN (^) triggered by  
leading edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04610
+ Phase Shift                 0.00000
= Required Time               0.04610
  Arrival Time                0.28360
  Slack Time                  0.23750
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                             |              |          |         |       | Annotation |         |         |  Time   | 
     |---------------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] | CK ^         |          | 0.00000 | CLK   |            | 1.88047 |         | 0.00000 | 
     | \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] | CK ^ -> QN ^ | DFFS_X1  | 0.03200 | n2781 |            | 0.00184 | 0.24680 | 0.24680 | 
     | U2193                                       |              | OAI22_X1 | 0.03200 | n2781 |       SPEF | 0.00184 | 0.00000 | 0.24680 | 
     | U2193                                       | A2 ^ -> ZN v | OAI22_X1 | 0.01710 | n4248 |            | 0.00166 | 0.03670 | 0.28350 | 
     | \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] |              | DFFS_X1  | 0.01710 | n4248 |       SPEF | 0.00166 | 0.00010 | 0.28360 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \UUT/regfile/rx_5/data_out_reg[23] /CK 
Endpoint:   \UUT/regfile/rx_5/data_out_reg[23] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_5/data_out_reg[23] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28320
  Slack Time                  0.23750
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                    |              |          |         |       | Annotation |         |         |  Time   | 
     |------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_5/data_out_reg[23] | CK ^         |          | 0.00000 | CLK   |            | 1.88047 |         | 0.00000 | 
     | \UUT/regfile/rx_5/data_out_reg[23] | CK ^ -> QN ^ | DFFR_X1  | 0.03160 | n4565 |            | 0.00174 | 0.25060 | 0.25060 | 
     | U1452                              |              | OAI22_X1 | 0.03160 | n4565 |       SPEF | 0.00174 | 0.00000 | 0.25060 | 
     | U1452                              | A1 ^ -> ZN v | OAI22_X1 | 0.01460 | n3803 |            | 0.00153 | 0.03260 | 0.28320 | 
     | \UUT/regfile/rx_5/data_out_reg[23] |              | DFFR_X1  | 0.01460 | n3803 |       SPEF | 0.00153 | 0.00000 | 0.28320 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \UUT/regfile/rx_24/data_out_reg[26] /CK 
Endpoint:   \UUT/regfile/rx_24/data_out_reg[26] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_24/data_out_reg[26] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28330
  Slack Time                  0.23760
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                     |              |          |         |       | Annotation |         |         |  Time   | 
     |-------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_24/data_out_reg[26] | CK ^         |          | 0.00000 | CLK   |            | 1.88047 |         | 0.00000 | 
     | \UUT/regfile/rx_24/data_out_reg[26] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | n4914 |            | 0.00174 | 0.25070 | 0.25070 | 
     | U1534                               |              | OAI22_X1 | 0.03170 | n4914 |       SPEF | 0.00174 | 0.00000 | 0.25070 | 
     | U1534                               | A1 ^ -> ZN v | OAI22_X1 | 0.01460 | n3860 |            | 0.00153 | 0.03260 | 0.28330 | 
     | \UUT/regfile/rx_24/data_out_reg[26] |              | DFFR_X1  | 0.01460 | n3860 |       SPEF | 0.00153 | 0.00000 | 0.28330 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \UUT/regfile/rx_24/data_out_reg[27] /CK 
Endpoint:   \UUT/regfile/rx_24/data_out_reg[27] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_24/data_out_reg[27] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                     |              |          |         |       | Annotation |         |         |  Time   | 
     |-------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_24/data_out_reg[27] | CK ^         |          | 0.00000 | CLK   |            | 1.88047 |         | 0.00000 | 
     | \UUT/regfile/rx_24/data_out_reg[27] | CK ^ -> QN ^ | DFFR_X1  | 0.03160 | n4913 |            | 0.00173 | 0.25060 | 0.25060 | 
     | U1576                               |              | OAI22_X1 | 0.03160 | n4913 |       SPEF | 0.00173 | 0.00000 | 0.25060 | 
     | U1576                               | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | n3893 |            | 0.00157 | 0.03280 | 0.28340 | 
     | \UUT/regfile/rx_24/data_out_reg[27] |              | DFFR_X1  | 0.01470 | n3893 |       SPEF | 0.00157 | 0.00010 | 0.28350 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \UUT/regfile/rx_21/data_out_reg[8] /CK 
Endpoint:   \UUT/regfile/rx_21/data_out_reg[8] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_21/data_out_reg[8] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                    |              |          |         |       | Annotation |         |         |  Time   | 
     |------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_21/data_out_reg[8] | CK ^         |          | 0.00000 | CLK   |            | 1.88047 |         | 0.00000 | 
     | \UUT/regfile/rx_21/data_out_reg[8] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | n4998 |            | 0.00177 | 0.25100 | 0.25100 | 
     | U1981                              |              | OAI22_X1 | 0.03190 | n4998 |       SPEF | 0.00177 | 0.00000 | 0.25100 | 
     | U1981                              | A1 ^ -> ZN v | OAI22_X1 | 0.01450 | n4144 |            | 0.00147 | 0.03250 | 0.28350 | 
     | \UUT/regfile/rx_21/data_out_reg[8] |              | DFFR_X1  | 0.01450 | n4144 |       SPEF | 0.00147 | 0.00000 | 0.28350 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \UUT/regfile/rx_21/data_out_reg[20] /CK 
Endpoint:   \UUT/regfile/rx_21/data_out_reg[20] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_21/data_out_reg[20] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28370
  Slack Time                  0.23800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                     |              |          |         |       | Annotation |         |         |  Time   | 
     |-------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_21/data_out_reg[20] | CK ^         |          | 0.00000 | CLK   |            | 1.88047 |         | 0.00000 | 
     | \UUT/regfile/rx_21/data_out_reg[20] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | n5016 |            | 0.00178 | 0.25110 | 0.25110 | 
     | U358                                |              | OAI22_X1 | 0.03190 | n5016 |       SPEF | 0.00178 | 0.00000 | 0.25110 | 
     | U358                                | A1 ^ -> ZN v | OAI22_X1 | 0.01460 | n3062 |            | 0.00151 | 0.03260 | 0.28370 | 
     | \UUT/regfile/rx_21/data_out_reg[20] |              | DFFR_X1  | 0.01460 | n3062 |       SPEF | 0.00151 | 0.00000 | 0.28370 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \UUT/regfile/rx_28/data_out_reg[26] /CK 
Endpoint:   \UUT/regfile/rx_28/data_out_reg[26] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_28/data_out_reg[26] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28370
  Slack Time                  0.23800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                     |              |          |         |       | Annotation |         |         |  Time   | 
     |-------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_28/data_out_reg[26] | CK ^         |          | 0.00000 | CLK   |            | 1.88047 |         | 0.00000 | 
     | \UUT/regfile/rx_28/data_out_reg[26] | CK ^ -> QN ^ | DFFR_X1  | 0.03210 | n4786 |            | 0.00181 | 0.25140 | 0.25140 | 
     | U1538                               |              | OAI22_X1 | 0.03210 | n4786 |       SPEF | 0.00181 | 0.00000 | 0.25140 | 
     | U1538                               | A1 ^ -> ZN v | OAI22_X1 | 0.01440 | n3864 |            | 0.00141 | 0.03230 | 0.28370 | 
     | \UUT/regfile/rx_28/data_out_reg[26] |              | DFFR_X1  | 0.01440 | n3864 |       SPEF | 0.00141 | 0.00000 | 0.28370 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 

