INFO: [VRFC 10-2263] Analyzing Verilog file "D:/logsyn/syn/synth_top/synth_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/logsyn/vhd/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/logsyn/vhd/multi_port_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multi_port_adder'
