
*** Running vivado
    with args -log design_1_smartconnect_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_smartconnect_1_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_smartconnect_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/OneDrive - Nanyang Technological University/Vivado_design/10.10/IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Software/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.cache/ip 
Command: synth_design -top design_1_smartconnect_1_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25096 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 836.941 ; gain = 177.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_smartconnect_1_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/synth/design_1_smartconnect_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_LEUOAK' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:1624]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_one_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_0/synth/bd_88fd_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_one_0' (2#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_0/synth/bd_88fd_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_88fd_psr_aclk_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_88fd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_88fd_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'E:/Software/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [E:/Software/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [E:/Software/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_88fd_psr_aclk_0' (9#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/synth/bd_88fd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_88fd_psr_aclk_0' has 10 connections declared, but only 6 given [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:1671]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_LEUOAK does not have driver. [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:1648]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_LEUOAK' (10#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:1624]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1ED2SVB' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:1976]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00e_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_32/synth/bd_88fd_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00e_0' (17#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_32/synth/bd_88fd_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1ED2SVB' (18#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:1976]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1RQJ53F' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2277]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00arn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_27/synth/bd_88fd_m00arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00arn_0' (28#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_27/synth/bd_88fd_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00awn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_29/synth/bd_88fd_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00awn_0' (29#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_29/synth/bd_88fd_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00bn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_31/synth/bd_88fd_m00bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00bn_0' (30#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_31/synth/bd_88fd_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00rn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_28/synth/bd_88fd_m00rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00rn_0' (31#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_28/synth/bd_88fd_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00wn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_30/synth/bd_88fd_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00wn_0' (32#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_30/synth/bd_88fd_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1RQJ53F' (33#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2277]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m00s2a_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_26/synth/bd_88fd_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m00s2a_0' (35#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_26/synth/bd_88fd_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_194UWDJ' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2573]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01e_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_39/synth/bd_88fd_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01e_0' (36#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_39/synth/bd_88fd_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_194UWDJ' (37#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2573]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_XHW5BX' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2874]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01arn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_34/synth/bd_88fd_m01arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01arn_0' (38#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_34/synth/bd_88fd_m01arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01awn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_36/synth/bd_88fd_m01awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01awn_0' (39#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_36/synth/bd_88fd_m01awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01bn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_38/synth/bd_88fd_m01bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01bn_0' (40#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_38/synth/bd_88fd_m01bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01rn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_35/synth/bd_88fd_m01rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01rn_0' (41#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_35/synth/bd_88fd_m01rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01wn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_37/synth/bd_88fd_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01wn_0' (42#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_37/synth/bd_88fd_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_XHW5BX' (43#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:2874]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m01s2a_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_33/synth/bd_88fd_m01s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m01s2a_0' (44#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_33/synth/bd_88fd_m01s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm02_exit_pipeline_imp_178ITK7' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3170]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02e_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_46/synth/bd_88fd_m02e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02e_0' (45#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_46/synth/bd_88fd_m02e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm02_exit_pipeline_imp_178ITK7' (46#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3170]
INFO: [Synth 8-6157] synthesizing module 'm02_nodes_imp_1CEL2E' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3471]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02arn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_41/synth/bd_88fd_m02arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02arn_0' (47#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_41/synth/bd_88fd_m02arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02awn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_43/synth/bd_88fd_m02awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02awn_0' (48#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_43/synth/bd_88fd_m02awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02bn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_45/synth/bd_88fd_m02bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02bn_0' (49#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_45/synth/bd_88fd_m02bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02rn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_42/synth/bd_88fd_m02rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02rn_0' (50#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_42/synth/bd_88fd_m02rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02wn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_44/synth/bd_88fd_m02wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02wn_0' (51#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_44/synth/bd_88fd_m02wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm02_nodes_imp_1CEL2E' (52#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3471]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_m02s2a_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_40/synth/bd_88fd_m02s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_m02s2a_0' (53#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_40/synth/bd_88fd_m02s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s00a2s_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_20/synth/bd_88fd_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s00a2s_0' (55#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_20/synth/bd_88fd_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_F6210K' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3767]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s00mmu_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_17/synth/bd_88fd_s00mmu_0.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s00mmu_0' (60#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_17/synth/bd_88fd_s00mmu_0.sv:59]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s00sic_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_19/synth/bd_88fd_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s00sic_0' (67#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_19/synth/bd_88fd_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_s00tr_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_18/synth/bd_88fd_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_s00tr_0' (70#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_18/synth/bd_88fd_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_F6210K' (71#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:3767]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_9QDCJI' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:4421]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_sarn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_21/synth/bd_88fd_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_sarn_0' (72#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_21/synth/bd_88fd_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_sawn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_23/synth/bd_88fd_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_sawn_0' (73#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_23/synth/bd_88fd_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_sbn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_25/synth/bd_88fd_sbn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_sbn_0' (74#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_25/synth/bd_88fd_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_srn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_22/synth/bd_88fd_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_srn_0' (75#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_22/synth/bd_88fd_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_swn_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_24/synth/bd_88fd_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_swn_0' (76#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_24/synth/bd_88fd_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_9QDCJI' (77#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:4421]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_K834X6' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:4717]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_arinsw_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_2/synth/bd_88fd_arinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_arinsw_0' (80#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_2/synth/bd_88fd_arinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_aroutsw_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_7/synth/bd_88fd_aroutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_aroutsw_0' (81#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_7/synth/bd_88fd_aroutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_awinsw_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_4/synth/bd_88fd_awinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_awinsw_0' (82#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_4/synth/bd_88fd_awinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_awoutsw_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_9/synth/bd_88fd_awoutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_awoutsw_0' (83#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_9/synth/bd_88fd_awoutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_binsw_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_6/synth/bd_88fd_binsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_binsw_0' (84#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_6/synth/bd_88fd_binsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_boutsw_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/synth/bd_88fd_boutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_boutsw_0' (85#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_11/synth/bd_88fd_boutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_1320MTU' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:1680]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_arni_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/synth/bd_88fd_arni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_arni_0' (91#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_12/synth/bd_88fd_arni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_awni_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_14/synth/bd_88fd_awni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_awni_0' (92#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_14/synth/bd_88fd_awni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_bni_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_16/synth/bd_88fd_bni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_bni_0' (94#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_16/synth/bd_88fd_bni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_rni_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/synth/bd_88fd_rni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_rni_0' (95#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_13/synth/bd_88fd_rni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_wni_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_15/synth/bd_88fd_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_wni_0' (96#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_15/synth/bd_88fd_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_1320MTU' (97#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:1680]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_rinsw_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_3/synth/bd_88fd_rinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_rinsw_0' (98#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_3/synth/bd_88fd_rinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_routsw_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_8/synth/bd_88fd_routsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_routsw_0' (99#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_8/synth/bd_88fd_routsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_winsw_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_5/synth/bd_88fd_winsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_winsw_0' (100#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_5/synth/bd_88fd_winsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_88fd_woutsw_0' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_10/synth/bd_88fd_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd_woutsw_0' (101#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_10/synth/bd_88fd_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_K834X6' (102#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:4717]
INFO: [Synth 8-6155] done synthesizing module 'bd_88fd' (103#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/synth/bd_88fd.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_smartconnect_1_0' (104#1) [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/synth/design_1_smartconnect_1_0.v:57]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized15 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized15 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized15 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized5 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized5 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized5 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized0 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized6 has unconnected port connectivity[2]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized6 has unconnected port connectivity[1]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized6 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized5 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized14 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized14 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized14 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized7 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized7 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized7 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized1 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[2]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[1]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized4 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_switchboard_v1_0_6_top__parameterized3 has unconnected port connectivity[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_sample_cycle_ratio has unconnected port slow_clk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_sample_cycle_ratio has unconnected port fast_clk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized13 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized13 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized13 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_fi_regulator has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized3 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized3 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_sc_req[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_sc_info[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tvalid
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[15]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[14]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[13]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[12]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[11]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[10]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[9]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[8]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[7]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[6]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[5]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[4]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[3]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[2]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[1]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port s_axis_arb_tdata[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized8 has unconnected port m_axis_arb_tready
WARNING: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_axic_register_slice has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized13 has unconnected port m_sc_aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized13 has unconnected port m_sc_aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_top__parameterized13 has unconnected port m_sc_aresetn
WARNING: [Synth 8-3331] design sc_util_v1_0_4_onehot_to_binary__parameterized2 has unconnected port din[0]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized10 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized10 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized10 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized7 has unconnected port s_sc_payld[54]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_ingress__parameterized7 has unconnected port s_sc_payld[53]
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized12 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized12 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized12 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3__parameterized0 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_node_v1_0_10_reg_slice3__parameterized0 has unconnected port areset
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized2 has unconnected port aclk
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized2 has unconnected port aclken
WARNING: [Synth 8-3331] design sc_util_v1_0_4_pipeline__parameterized2 has unconnected port areset
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_sc_info[2]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_sc_info[1]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_sc_info[0]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tvalid
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[15]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[14]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[13]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[12]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[11]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[10]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[9]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[8]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[7]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[6]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[5]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[4]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[3]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[2]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[1]
WARNING: [Synth 8-3331] design sc_node_v1_0_10_si_handler__parameterized7 has unconnected port s_axis_arb_tdata[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1038.871 ; gain = 379.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:22 . Memory (MB): peak = 1043.953 ; gain = 384.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:22 . Memory (MB): peak = 1043.953 ; gain = 384.715
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/ooc.xdc] for cell 'inst'
Parsing XDC File [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ip/design_1_smartconnect_1_0/bd_0/ip/ip_1/bd_88fd_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [D:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.runs/design_1_smartconnect_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.runs/design_1_smartconnect_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1545.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.469 ; gain = 31.855
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:28 ; elapsed = 00:02:48 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:28 ; elapsed = 00:02:48 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {D:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.runs/design_1_smartconnect_1_0_synth_1/dont_touch.xdc}, line 153).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:48 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:36 ; elapsed = 00:02:57 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |bd_88fd_s00sic_0                   |           1|     35578|
|2     |s00_entry_pipeline_imp_F6210K__GB1 |           1|     12304|
|3     |bd_88fd__GC0                       |           1|      4822|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 38    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 9     
	   3 Input      1 Bit       Adders := 10    
	   2 Input      1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 38    
+---Registers : 
	             2178 Bit    Registers := 10    
	              512 Bit    Registers := 2     
	              162 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               76 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               47 Bit    Registers := 3     
	               39 Bit    Registers := 2     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 46    
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 254   
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 6     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input    146 Bit        Muxes := 8     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 4     
	   2 Input     55 Bit        Muxes := 1     
	   4 Input     55 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 55    
	   7 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 28    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 34    
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 11    
	  11 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 59    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 61    
	  12 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 239   
	   4 Input      1 Bit        Muxes := 13    
	  10 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_4_axi_reg_stall__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_reg_stall__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_8_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_reg_stall__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_reg_stall__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_si_converter_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 19    
	   7 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_util_v1_0_4_axi_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_7_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module sc_util_v1_0_4_axi_reg_stall__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axi_reg_stall__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_singleorder__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_singleorder 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_8_exit__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_8_top__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    146 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    146 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    146 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    146 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    146 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    146 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    146 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    146 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               76 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     55 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\converter.wrap_narrow_inst/w_fill_mask_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[0]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[1]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/gen_rsplitter.araddr_incr_d_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[3]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[4]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[5]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[6]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[7]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[8]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[9]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[10]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[11]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[12]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[13]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[14]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.araddr_incr_d_reg[15]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[0]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[1]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/gen_wsplitter.awaddr_incr_d_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[3]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[4]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[5]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[6]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[7]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[8]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[9]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[10]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[11]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[12]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[13]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[14]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awaddr_incr_d_reg[15]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.ar_target_mi_d_reg[1]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.s_ardest_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.ar_target_mi_d_reg[0]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.s_ardest_d_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[698] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[699] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[700] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[701] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[702] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[703] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[704] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[705] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[706] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[707] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[708] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[709] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[710] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[711] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[712] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[713] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[714] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[715] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[716] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[717] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[718] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[719] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[720] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[721] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[722] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[723] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[724] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[725] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[726] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[727] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[728] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[729] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[730] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[731] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[732] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[733] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[734] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[735] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[736] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[737] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[738] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[739] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[740] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[741] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[742] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[743] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[744] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[745] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[746] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[747] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[748] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[749] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[750] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[751] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[752] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[753] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[754] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[755] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[756] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[757] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[758] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[759] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[760] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[761] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[762] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[763] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[764] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[765] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[766] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[767] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[768] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[769] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[770] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[771] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[772] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[773] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[774] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[775] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[776] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[777] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[778] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[779] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[780] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[781] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[782] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[783] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[784] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[785] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[786] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[787] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[788] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[789] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[790] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[791] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[792] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[793] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s00_entry_pipeline/s00_si_converter /inst/\splitter_inst/ar_cmd_reg /\skid_buffer_reg[794] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[0]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[1]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[2]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[3]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[4]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[5]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[6]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.aw_target_mi_d_reg[1]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.s_awdest_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.aw_target_mi_d_reg[0]' (FDE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.s_awdest_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[0]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[1]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[2]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[3]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[4]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[5]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[6]' (FDRE) to 'inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[0]' (FDR) to 'inst/s00_entry_pipelinei_1/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[1]' (FDR) to 'inst/s00_entry_pipelinei_1/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1029]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[147]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1030]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[148]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1031]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[149]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1032]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[150]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1033]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[151]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1034]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[152]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1035]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[153]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1036]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[154]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1037]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[155]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1038]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[156]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1039]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[157]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1040]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[158]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1029]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[147]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1030]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[148]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[149]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1032]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[150]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1033]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[151]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1034]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[152]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1035]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[153]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1036]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[154]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1037]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[155]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1038]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[156]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1039]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[157]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1040]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[158]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[136]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1026]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[137]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1027]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[138]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1028]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[139]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[140]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[141]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[142]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1128]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[136]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1026]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[137]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1027]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[138]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1028]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[139]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1125]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[140]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1126]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[141]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1127]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[142]' (FDE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1128]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[2]' (FDRE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[3]' (FDRE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[4]' (FDRE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[5]' (FDRE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[6]' (FDRE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[7]' (FDRE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[8]' (FDRE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[9]' (FDRE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[10]' (FDRE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[11]' (FDRE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[12]' (FDRE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[13]' (FDRE) to 'inst/s00_entry_pipelinei_1/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:30 ; elapsed = 00:03:51 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |bd_88fd_s00sic_0                   |           1|      3729|
|2     |s00_entry_pipeline_imp_F6210K__GB1 |           1|      1057|
|3     |bd_88fd__GC0                       |           1|      1045|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:51 ; elapsed = 00:04:13 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:10 ; elapsed = 00:04:32 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |bd_88fd_s00sic_0                   |           1|      3729|
|2     |s00_entry_pipeline_imp_F6210K__GB1 |           1|      1057|
|3     |bd_88fd__GC0                       |           1|      1045|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:15 ; elapsed = 00:04:37 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:19 ; elapsed = 00:04:41 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:19 ; elapsed = 00:04:41 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:20 ; elapsed = 00:04:42 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:20 ; elapsed = 00:04:42 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:20 ; elapsed = 00:04:43 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:20 ; elapsed = 00:04:43 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__229   | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |   115|
|3     |LUT2    |   128|
|4     |LUT3    |   389|
|5     |LUT4    |   313|
|6     |LUT5    |   300|
|7     |LUT6    |   426|
|8     |MUXF7   |     1|
|9     |SRL16   |     1|
|10    |SRL16E  |    43|
|11    |SRLC32E |    73|
|12    |FDR     |     4|
|13    |FDRE    |  1295|
|14    |FDSE    |    79|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------+----------------------------------------------------+------+
|      |Instance                                                                                |Module                                              |Cells |
+------+----------------------------------------------------------------------------------------+----------------------------------------------------+------+
|1     |top                                                                                     |                                                    |  3199|
|2     |  inst                                                                                  |bd_88fd                                             |  3199|
|3     |    clk_map                                                                             |clk_map_imp_LEUOAK                                  |    41|
|4     |      psr_aclk                                                                          |bd_88fd_psr_aclk_0                                  |    41|
|5     |        U0                                                                              |proc_sys_reset                                      |    41|
|6     |          EXT_LPF                                                                       |lpf                                                 |     9|
|7     |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync                                            |     5|
|8     |          SEQ                                                                           |sequence_psr                                        |    31|
|9     |            SEQ_COUNTER                                                                 |upcnt_n                                             |    13|
|10    |    m00_exit_pipeline                                                                   |m00_exit_pipeline_imp_1ED2SVB                       |    19|
|11    |      m00_exit                                                                          |bd_88fd_m00e_0                                      |    19|
|12    |        inst                                                                            |sc_exit_v1_0_8_top                                  |    19|
|13    |          exit_inst                                                                     |sc_exit_v1_0_8_exit                                 |    14|
|14    |    m00_nodes                                                                           |m00_nodes_imp_1RQJ53F                               |    36|
|15    |      m00_ar_node                                                                       |bd_88fd_m00arn_0                                    |     6|
|16    |        inst                                                                            |sc_node_v1_0_10_top                                 |     6|
|17    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler_148                      |     2|
|18    |      m00_aw_node                                                                       |bd_88fd_m00awn_0                                    |     6|
|19    |        inst                                                                            |sc_node_v1_0_10_top__parameterized0                 |     6|
|20    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0_147      |     2|
|21    |      m00_b_node                                                                        |bd_88fd_m00bn_0                                     |     9|
|22    |        inst                                                                            |sc_node_v1_0_10_top__parameterized1                 |     9|
|23    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1_146      |     5|
|24    |      m00_r_node                                                                        |bd_88fd_m00rn_0                                     |     9|
|25    |        inst                                                                            |sc_node_v1_0_10_top__parameterized2                 |     9|
|26    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2_145      |     5|
|27    |      m00_w_node                                                                        |bd_88fd_m00wn_0                                     |     6|
|28    |        inst                                                                            |sc_node_v1_0_10_top__parameterized3                 |     6|
|29    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3_144      |     2|
|30    |    m01_exit_pipeline                                                                   |m01_exit_pipeline_imp_194UWDJ                       |    19|
|31    |      m01_exit                                                                          |bd_88fd_m01e_0                                      |    19|
|32    |        inst                                                                            |sc_exit_v1_0_8_top__parameterized0                  |    19|
|33    |          exit_inst                                                                     |sc_exit_v1_0_8_exit__parameterized0_143             |    14|
|34    |    m01_nodes                                                                           |m01_nodes_imp_XHW5BX                                |    36|
|35    |      m01_ar_node                                                                       |bd_88fd_m01arn_0                                    |     6|
|36    |        inst                                                                            |sc_node_v1_0_10_top__2                              |     6|
|37    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler_142                      |     2|
|38    |      m01_aw_node                                                                       |bd_88fd_m01awn_0                                    |     6|
|39    |        inst                                                                            |sc_node_v1_0_10_top__parameterized0__2              |     6|
|40    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0_141      |     2|
|41    |      m01_b_node                                                                        |bd_88fd_m01bn_0                                     |     9|
|42    |        inst                                                                            |sc_node_v1_0_10_top__parameterized1__2              |     9|
|43    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1_140      |     5|
|44    |      m01_r_node                                                                        |bd_88fd_m01rn_0                                     |     9|
|45    |        inst                                                                            |sc_node_v1_0_10_top__parameterized2__2              |     9|
|46    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2_139      |     5|
|47    |      m01_w_node                                                                        |bd_88fd_m01wn_0                                     |     6|
|48    |        inst                                                                            |sc_node_v1_0_10_top__parameterized3__2              |     6|
|49    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3_138      |     2|
|50    |    m02_exit_pipeline                                                                   |m02_exit_pipeline_imp_178ITK7                       |    19|
|51    |      m02_exit                                                                          |bd_88fd_m02e_0                                      |    19|
|52    |        inst                                                                            |sc_exit_v1_0_8_top__parameterized0__1               |    19|
|53    |          exit_inst                                                                     |sc_exit_v1_0_8_exit__parameterized0                 |    14|
|54    |    m02_nodes                                                                           |m02_nodes_imp_1CEL2E                                |    36|
|55    |      m02_ar_node                                                                       |bd_88fd_m02arn_0                                    |     6|
|56    |        inst                                                                            |sc_node_v1_0_10_top__1                              |     6|
|57    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler                          |     2|
|58    |      m02_aw_node                                                                       |bd_88fd_m02awn_0                                    |     6|
|59    |        inst                                                                            |sc_node_v1_0_10_top__parameterized0__1              |     6|
|60    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0          |     2|
|61    |      m02_b_node                                                                        |bd_88fd_m02bn_0                                     |     9|
|62    |        inst                                                                            |sc_node_v1_0_10_top__parameterized1__1              |     9|
|63    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1          |     5|
|64    |      m02_r_node                                                                        |bd_88fd_m02rn_0                                     |     9|
|65    |        inst                                                                            |sc_node_v1_0_10_top__parameterized2__1              |     9|
|66    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2          |     5|
|67    |      m02_w_node                                                                        |bd_88fd_m02wn_0                                     |     6|
|68    |        inst                                                                            |sc_node_v1_0_10_top__parameterized3__1              |     6|
|69    |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3          |     2|
|70    |    s00_entry_pipeline                                                                  |s00_entry_pipeline_imp_F6210K                       |  2585|
|71    |      s00_mmu                                                                           |bd_88fd_s00mmu_0                                    |   534|
|72    |        inst                                                                            |sc_mmu_v1_0_7_top                                   |   534|
|73    |          ar_reg_stall                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized0        |   159|
|74    |          aw_reg_stall                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized0_137    |   143|
|75    |          \gen_endpoint.decerr_slave_inst                                               |sc_mmu_v1_0_7_decerr_slave                          |   118|
|76    |          \gen_wroute_reg.wroute_split                                                  |sc_util_v1_0_4_axi_splitter                         |    27|
|77    |      s00_si_converter                                                                  |bd_88fd_s00sic_0                                    |  2009|
|78    |        inst                                                                            |sc_si_converter_v1_0_8_top                          |  2009|
|79    |          \converter.wrap_narrow_inst                                                   |sc_si_converter_v1_0_8_wrap_narrow                  |  1339|
|80    |            ar_reg_slice                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized1_21     |   168|
|81    |            aw_reg_slice                                                                |sc_util_v1_0_4_axi_reg_stall__parameterized1_22     |   158|
|82    |            \gen_thread_loop[0].r_cmd_fifo                                              |sc_util_v1_0_4_axic_reg_srl_fifo                    |    88|
|83    |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_124                          |     2|
|84    |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_125                          |     2|
|85    |              \gen_srls[11].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_126                          |     2|
|86    |              \gen_srls[16].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_127                          |     2|
|87    |              \gen_srls[17].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_128                          |     3|
|88    |              \gen_srls[18].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_129                          |     3|
|89    |              \gen_srls[19].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_130                          |     3|
|90    |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_131                          |     2|
|91    |              \gen_srls[20].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_132                          |     4|
|92    |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_133                          |     2|
|93    |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_134                          |     2|
|94    |              \gen_srls[8].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_135                          |     2|
|95    |              \gen_srls[9].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_136                          |     2|
|96    |            \gen_thread_loop[0].r_payld_fifo                                            |sc_si_converter_v1_0_8_offset_fifo                  |   274|
|97    |              cmd_fifo                                                                  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_81 |    86|
|98    |                \gen_srls[0].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_116                          |     3|
|99    |                \gen_srls[10].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_117                          |     3|
|100   |                \gen_srls[11].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_118                          |     4|
|101   |                \gen_srls[1].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_119                          |     3|
|102   |                \gen_srls[2].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_120                          |     4|
|103   |                \gen_srls[3].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_121                          |     3|
|104   |                \gen_srls[8].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_122                          |     3|
|105   |                \gen_srls[9].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_123                          |     3|
|106   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_82           |     1|
|107   |              \gen_srls[11].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_83           |     1|
|108   |              \gen_srls[12].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_84           |     1|
|109   |              \gen_srls[13].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_85           |     1|
|110   |              \gen_srls[14].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_86           |     1|
|111   |              \gen_srls[15].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_87           |     1|
|112   |              \gen_srls[16].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_88           |     1|
|113   |              \gen_srls[17].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_89           |     1|
|114   |              \gen_srls[18].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_90           |     1|
|115   |              \gen_srls[19].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_91           |     1|
|116   |              \gen_srls[20].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_92           |     1|
|117   |              \gen_srls[21].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_93           |     1|
|118   |              \gen_srls[22].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_94           |     1|
|119   |              \gen_srls[23].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_95           |     1|
|120   |              \gen_srls[24].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_96           |     1|
|121   |              \gen_srls[25].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_97           |     1|
|122   |              \gen_srls[26].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_98           |     1|
|123   |              \gen_srls[27].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_99           |     1|
|124   |              \gen_srls[28].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_100          |     1|
|125   |              \gen_srls[29].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_101          |     1|
|126   |              \gen_srls[30].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_102          |     1|
|127   |              \gen_srls[31].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_103          |     1|
|128   |              \gen_srls[32].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_104          |     1|
|129   |              \gen_srls[33].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_105          |     1|
|130   |              \gen_srls[34].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_106          |     1|
|131   |              \gen_srls[35].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_107          |     1|
|132   |              \gen_srls[37].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_108          |     1|
|133   |              \gen_srls[38].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_109          |     6|
|134   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_110          |     3|
|135   |              \gen_srls[5].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_111          |     1|
|136   |              \gen_srls[6].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_112          |     1|
|137   |              \gen_srls[7].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_113          |     1|
|138   |              \gen_srls[8].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_114          |     1|
|139   |              \gen_srls[9].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_115          |     1|
|140   |            w_cmd_fifo                                                                  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1    |   122|
|141   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_69                           |     2|
|142   |              \gen_srls[10].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_70                           |     2|
|143   |              \gen_srls[11].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_71                           |     2|
|144   |              \gen_srls[12].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_72                           |     3|
|145   |              \gen_srls[13].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_73                           |     2|
|146   |              \gen_srls[14].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_74                           |     3|
|147   |              \gen_srls[15].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl_75                           |     4|
|148   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_76                           |     2|
|149   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_77                           |     2|
|150   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_78                           |     2|
|151   |              \gen_srls[4].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_79                           |     2|
|152   |              \gen_srls[9].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_80                           |     2|
|153   |            w_payld_fifo                                                                |sc_si_converter_v1_0_8_offset_fifo__parameterized0  |   284|
|154   |              cmd_fifo                                                                  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0    |   116|
|155   |                \gen_srls[0].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_61                           |     5|
|156   |                \gen_srls[10].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_62                           |    14|
|157   |                \gen_srls[11].srl_nx1                                                   |sc_util_v1_0_4_srl_rtl_63                           |    10|
|158   |                \gen_srls[1].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_64                           |     4|
|159   |                \gen_srls[2].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_65                           |     5|
|160   |                \gen_srls[3].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_66                           |     3|
|161   |                \gen_srls[8].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_67                           |     5|
|162   |                \gen_srls[9].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl_68                           |     4|
|163   |              \gen_srls[100].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0              |     1|
|164   |              \gen_srls[101].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_23           |     1|
|165   |              \gen_srls[102].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_24           |     1|
|166   |              \gen_srls[103].srl_nx1                                                    |sc_util_v1_0_4_srl_rtl__parameterized0_25           |     8|
|167   |              \gen_srls[1].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_26           |     1|
|168   |              \gen_srls[2].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_27           |     1|
|169   |              \gen_srls[3].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl__parameterized0_28           |     1|
|170   |              \gen_srls[68].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_29           |     1|
|171   |              \gen_srls[69].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_30           |     1|
|172   |              \gen_srls[70].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_31           |     1|
|173   |              \gen_srls[71].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_32           |     1|
|174   |              \gen_srls[72].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_33           |     1|
|175   |              \gen_srls[73].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_34           |     1|
|176   |              \gen_srls[74].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_35           |     1|
|177   |              \gen_srls[75].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_36           |     1|
|178   |              \gen_srls[76].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_37           |     1|
|179   |              \gen_srls[77].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_38           |     1|
|180   |              \gen_srls[78].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_39           |     1|
|181   |              \gen_srls[79].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_40           |     1|
|182   |              \gen_srls[80].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_41           |     1|
|183   |              \gen_srls[81].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_42           |     1|
|184   |              \gen_srls[82].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_43           |     1|
|185   |              \gen_srls[83].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_44           |     1|
|186   |              \gen_srls[84].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_45           |     1|
|187   |              \gen_srls[85].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_46           |     1|
|188   |              \gen_srls[86].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_47           |     1|
|189   |              \gen_srls[87].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_48           |     1|
|190   |              \gen_srls[88].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_49           |     1|
|191   |              \gen_srls[89].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_50           |     1|
|192   |              \gen_srls[90].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_51           |     1|
|193   |              \gen_srls[91].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_52           |     1|
|194   |              \gen_srls[92].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_53           |     1|
|195   |              \gen_srls[93].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_54           |     1|
|196   |              \gen_srls[94].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_55           |     1|
|197   |              \gen_srls[95].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_56           |     1|
|198   |              \gen_srls[96].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_57           |     1|
|199   |              \gen_srls[97].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_58           |     1|
|200   |              \gen_srls[98].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_59           |     1|
|201   |              \gen_srls[99].srl_nx1                                                     |sc_util_v1_0_4_srl_rtl__parameterized0_60           |     1|
|202   |          splitter_inst                                                                 |sc_si_converter_v1_0_8_splitter                     |   668|
|203   |            ar_cmd_reg                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized1        |   172|
|204   |            aw_cmd_reg                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized1_19     |   171|
|205   |            \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2    |    35|
|206   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl_20                           |     6|
|207   |            \gen_wsplitter.w_split_fifo                                                 |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3    |    31|
|208   |              \gen_srls[0].srl_nx1                                                      |sc_util_v1_0_4_srl_rtl                              |     3|
|209   |      s00_transaction_regulator                                                         |bd_88fd_s00tr_0                                     |    42|
|210   |        inst                                                                            |sc_transaction_regulator_v1_0_8_top                 |    42|
|211   |          \gen_endpoint.gen_r_singleorder.r_singleorder                                 |sc_transaction_regulator_v1_0_8_singleorder         |    19|
|212   |          \gen_endpoint.gen_w_singleorder.w_singleorder                                 |sc_transaction_regulator_v1_0_8_singleorder_18      |    21|
|213   |    s00_nodes                                                                           |s00_nodes_imp_9QDCJI                                |    30|
|214   |      s00_ar_node                                                                       |bd_88fd_sarn_0                                      |     6|
|215   |        inst                                                                            |sc_node_v1_0_10_top__parameterized4                 |     6|
|216   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized4          |     2|
|217   |      s00_aw_node                                                                       |bd_88fd_sawn_0                                      |     6|
|218   |        inst                                                                            |sc_node_v1_0_10_top__parameterized5                 |     6|
|219   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized5          |     2|
|220   |      s00_b_node                                                                        |bd_88fd_sbn_0                                       |     6|
|221   |        inst                                                                            |sc_node_v1_0_10_top__parameterized6                 |     6|
|222   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized6          |     2|
|223   |      s00_r_node                                                                        |bd_88fd_srn_0                                       |     6|
|224   |        inst                                                                            |sc_node_v1_0_10_top__parameterized7                 |     6|
|225   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized7          |     2|
|226   |      s00_w_node                                                                        |bd_88fd_swn_0                                       |     6|
|227   |        inst                                                                            |sc_node_v1_0_10_top__parameterized8                 |     6|
|228   |          inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized8          |     2|
|229   |    switchboards                                                                        |switchboards_imp_K834X6                             |   378|
|230   |      b_la_out_swbd                                                                     |bd_88fd_boutsw_0                                    |     2|
|231   |        inst                                                                            |sc_switchboard_v1_0_6_top__parameterized2           |     2|
|232   |          \gen_mi[0].inst_mux_payld                                                     |sc_util_v1_0_4_mux__parameterized1                  |     2|
|233   |      i_nodes                                                                           |i_nodes_imp_1320MTU                                 |   341|
|234   |        i_ar_node                                                                       |bd_88fd_arni_0                                      |    65|
|235   |          inst                                                                          |sc_node_v1_0_10_top__parameterized9                 |    65|
|236   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized9          |    58|
|237   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_14                     |     4|
|238   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo_15                             |    52|
|239   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo_16                         |    52|
|240   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_17           |    10|
|241   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized4          |     3|
|242   |              inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized8_13          |     3|
|243   |        i_aw_node                                                                       |bd_88fd_awni_0                                      |    65|
|244   |          inst                                                                          |sc_node_v1_0_10_top__parameterized10                |    65|
|245   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized10         |    58|
|246   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_11                     |     4|
|247   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo                                |    52|
|248   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo                            |    52|
|249   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_12           |    10|
|250   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized5          |     3|
|251   |              inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized8_10          |     3|
|252   |        i_b_node                                                                        |bd_88fd_bni_0                                       |    57|
|253   |          inst                                                                          |sc_node_v1_0_10_top__parameterized11                |    57|
|254   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized11         |    18|
|255   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_8                      |     3|
|256   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized0                |    13|
|257   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized0            |    13|
|258   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_9            |     6|
|259   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized6          |    35|
|260   |              \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                   |sc_node_v1_0_10_arb_alg_rr_4                        |    16|
|261   |              \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_5            |     6|
|262   |              \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_6            |     6|
|263   |              \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_7            |     6|
|264   |        i_r_node                                                                        |bd_88fd_rni_0                                       |    88|
|265   |          inst                                                                          |sc_node_v1_0_10_top__parameterized12                |    88|
|266   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized12         |    49|
|267   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_2                      |     3|
|268   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized1                |    44|
|269   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized1            |    44|
|270   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_3            |     6|
|271   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized7          |    35|
|272   |              \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                   |sc_node_v1_0_10_arb_alg_rr                          |    16|
|273   |              \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1              |     6|
|274   |              \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_0            |     6|
|275   |              \gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_1            |     6|
|276   |        i_w_node                                                                        |bd_88fd_wni_0                                       |    66|
|277   |          inst                                                                          |sc_node_v1_0_10_top__parameterized13                |    66|
|278   |            inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized13         |    59|
|279   |              \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator                        |     4|
|280   |              \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized2                |    53|
|281   |                \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized2            |    53|
|282   |                  \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0              |    10|
|283   |            inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized8          |     3|
|284   |              inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized8             |     3|
|285   |      r_la_out_swbd                                                                     |bd_88fd_routsw_0                                    |    35|
|286   |        inst                                                                            |sc_switchboard_v1_0_6_top__parameterized4           |    35|
|287   |          \gen_mi[0].inst_mux_payld                                                     |sc_util_v1_0_4_mux__parameterized3                  |    35|
+------+----------------------------------------------------------------------------------------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:20 ; elapsed = 00:04:43 . Memory (MB): peak = 1577.469 ; gain = 918.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:01 ; elapsed = 00:03:24 . Memory (MB): peak = 1577.469 ; gain = 384.715
Synthesis Optimization Complete : Time (s): cpu = 00:04:21 ; elapsed = 00:04:43 . Memory (MB): peak = 1577.469 ; gain = 918.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1577.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
379 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:43 ; elapsed = 00:05:07 . Memory (MB): peak = 1577.469 ; gain = 1276.836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1577.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.runs/design_1_smartconnect_1_0_synth_1/design_1_smartconnect_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_smartconnect_1_0, cache-ID = 17ea1fc73d22d3fa
INFO: [Coretcl 2-1174] Renamed 286 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1577.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive - Nanyang Technological University/Vivado_design/10.10/NVDLA_SMALL/NVDLA_3.runs/design_1_smartconnect_1_0_synth_1/design_1_smartconnect_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_smartconnect_1_0_utilization_synth.rpt -pb design_1_smartconnect_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 10 21:08:18 2022...
