// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcore_v_mcu.h for the primary calling header

#include "Vcore_v_mcu.h"
#include "Vcore_v_mcu__Syms.h"

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__44(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__44\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0x3fffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
                                << 1U) | (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__aw_without_complete_w_downstream 
        = ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
               >> 3U)) & (0U < (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__complete_w_without_aw_downstream 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
            >> 3U) & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__a_drain 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__a_full_q) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_w_ready 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__b_full_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__a_drain 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__a_full_q) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__ready_o 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__b_full_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__a_drain 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__a_full_q) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__ready_o 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__b_full_q))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_soc_rstn) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__a_fill) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__a_data_q 
                = (0x3fffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__mst_resps);
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__a_data_q = 0ULL;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_soc_rstn) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__a_fill) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__a_data_q 
                = (0x1fffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__mst_resps 
                                      >> 0x2fU)));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__a_data_q = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_soc_rstn) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_fill) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[0U] 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U];
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[1U] 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U];
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[2U] 
                = (0x3fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U]);
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[0U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[1U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[2U] = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__a_drain 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__a_full_q) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__ar_ready 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_full_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_drain 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_full_q) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_ready 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_full_q)) 
                 | (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_full_q))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
        = (0xffffc00000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
        = ((0xffffc1ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp) 
           | ((QData)((IData)((0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                        >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
        = (0x100ULL | (0xfffffffffffffe7fULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
        = (0xffffbfffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
            = (0x400000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp 
            = ((0xffffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (2U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[1U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[2U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[3U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (0x10U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[4U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (0x20U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[5U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[6U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (0x80U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[7U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (0x100U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[8U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (0x200U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[9U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[0xaU]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[0xbU]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)) 
           | (0x1000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[0xcU]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[0U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[1U] 
            << 0x1fU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[0U] 
                         >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[2U] 
            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[1U] 
                         >> 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[3U] 
            << 0x1dU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[2U] 
                         >> 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[4U] 
            << 0x1cU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[3U] 
                         >> 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[5U] 
            << 0x1bU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[4U] 
                         >> 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[6U] 
            << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[5U] 
                         >> 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[7U] 
            << 0x19U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[6U] 
                         >> 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[8U] 
            << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[7U] 
                         >> 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[9U] 
            << 0x17U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[8U] 
                         >> 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[0xaU] 
            << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[9U] 
                         >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[0xbU] 
            << 0x15U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[0xaU] 
                         >> 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[0xcU] 
            << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[0xbU] 
                         >> 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[0xdU] 
            << 0x13U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT____Vcellout__i_xbar__rdata_o[0xcU] 
                         >> 0xdU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid) 
                    << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid) 
                    >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid) 
                    >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid) 
                    >> 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid) 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid) 
                    >> 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid) 
                    >> 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid) 
                    >> 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid) 
                    >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid) 
                    >> 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid) 
                    >> 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((5U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_r_valid) 
                    >> 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)) 
           | (0x1000U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp) 
           | ((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_r_fifo__data_o) 
                                     >> 8U)))) << 0x29U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x175b9563c00ULL | (0xfffe00000001ffULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0x180ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
        = (0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
            = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp) 
               | ((QData)((IData)((0U == (0xffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q))))) 
                  << 6U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes 
        = ((0x7ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__ar_ready));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__event_r 
        = ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__event_b) 
           & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__event_a);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk1 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_soc_rstn) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk0));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_timer_hi_event = 0U;
    if ((1U & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg 
                  >> 0x1fU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_timer_hi_event 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_hi) 
               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_hi_reg 
                  >> 2U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_timer_lo_event 
        = ((0x80000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg)
            ? ((0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg)
                ? (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_hi) 
                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_greater_lo) 
                       | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_lo))) 
                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_greater_hi))
                : (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_lo) 
                    & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_hi)) 
                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg 
                      >> 2U))) : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_target_reached_lo) 
                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_cfg_lo_reg 
                                     >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)) 
           | (0x1000U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[3U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[4U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[4U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[5U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[6U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[7U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[8U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[9U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[9U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[0xaU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[0xaU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[0xbU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[0xbU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[0xcU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_interleaved_xbar__DOT__master_ports_r_rdata[0xcU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)) 
           | (0x1000U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__b_data_q
            : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__a_data_q);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__b_data_q)
            : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__a_data_q));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[0U] 
        = ((0xfffffffcU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_data_q[0U]
                             : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
                           << 2U)) | ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__a_full_q) 
                                        | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)) 
                                       << 1U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__ready_o)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[1U] 
        = ((3U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_data_q[0U]
                    : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                                                 ? 
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_data_q[1U]
                                                 : 
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[2U] 
        = ((0xfffff000U & ((IData)(((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                                     ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__b_data_q
                                     : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__a_data_q)) 
                           << 0xcU)) | ((0xfffff800U 
                                         & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__a_full_q) 
                                             | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)) 
                                            << 0xbU)) 
                                        | ((0xfffffc00U 
                                            & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__ready_o) 
                                               << 0xaU)) 
                                           | ((3U & 
                                               (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                                                  ? 
                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_data_q[1U]
                                                  : 
                                                 vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
                                                >> 0x1eU)) 
                                              | (0xfffffffcU 
                                                 & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                                                      ? 
                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__b_data_q[2U]
                                                      : 
                                                     vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[2U]) 
                                                    << 2U))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[3U] 
        = ((0xff000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_data_q[0U]
                             : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
                           << 0x18U)) | ((0xff800000U 
                                          & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_full_q) 
                                              | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)) 
                                             << 0x17U)) 
                                         | ((0xfffU 
                                             & ((IData)(
                                                        ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                                                          ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__b_data_q
                                                          : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__a_data_q)) 
                                                >> 0x14U)) 
                                            | (0xfffff000U 
                                               & ((IData)(
                                                          (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                                                             ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__b_data_q
                                                             : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_spill_reg__DOT__gen_spill_reg__DOT__a_data_q) 
                                                           >> 0x20U)) 
                                                  << 0xcU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[4U] 
        = ((0xffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                           ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_data_q[0U]
                           : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[0U]) 
                         >> 8U)) | (0xff000000U & (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                                                     ? 
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_data_q[1U]
                                                     : 
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
                                                   << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[5U] 
        = ((0xffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                           ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_data_q[1U]
                           : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[1U]) 
                         >> 8U)) | (0xff000000U & (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                                                     ? 
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_data_q[2U]
                                                     : 
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[2U]) 
                                                   << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[6U] 
        = (0xffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_full_q)
                          ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__b_data_q[2U]
                          : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_spill_reg__DOT__gen_spill_reg__DOT__a_data_q[2U]) 
                        >> 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_timer_hi_event) 
              << 0x11U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events 
        = ((0xffffff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_timer_lo_event) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_fc_events) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_timer_lo_event) 
              << 0x10U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x1000U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[3U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[4U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[4U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[5U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[6U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[7U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[8U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[9U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[9U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[0xaU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[0xaU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[0xbU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[0xbU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[0xcU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[0xcU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid) 
                    << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid) 
                    << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid) 
                    >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid) 
                    >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid) 
                    >> 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid) 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid) 
                    >> 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid) 
                    >> 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid) 
                    >> 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid) 
                    >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid) 
                    >> 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_r_valid)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_valid) 
                    >> 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__a_full_q) 
            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_r_spill_reg__DOT__gen_spill_reg__DOT__b_full_q))
            ? (0x1fffU & ((IData)(1U) << (0xfU & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o 
                                                          >> 0x2aU)))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__a_full_q) 
            | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_b_spill_reg__DOT__gen_spill_reg__DOT__b_full_q))
            ? (0x1fffU & ((IData)(1U) << (0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                                  >> 9U))))
            : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[3U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[4U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[5U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__mst_req_o[6U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_timer_unit__DOT__s_ref_clk0 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__s_soc_rstn) 
           & (IData)(vlTOPp->ref_clk_i));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc) 
                    << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc) 
                    << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc) 
                    >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc) 
                    >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc) 
                    >> 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc) 
                    >> 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc) 
                    >> 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc) 
                    >> 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc) 
                    >> 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc) 
                    >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc) 
                    >> 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc 
        = ((3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_r_opc)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc) 
                    >> 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[3U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[5U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[6U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[7U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[8U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__9__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[9U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__10__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[0xaU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__11__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[0xbU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__12__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[0xcU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__4__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[4U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__1__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0U] 
        = (IData)((((QData)((IData)((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids)))) 
                    << 0x2aU) | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[1U] 
        = ((0xfffff800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[1U]) 
           | (IData)(((((QData)((IData)((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids)))) 
                        << 0x2aU) | (0x3ffffffffffULL 
                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                      >> 0x20U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[1U] 
        = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[1U]) 
           | (0xff000000U & ((IData)((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                           >> 1U)))) 
                                       << 0x2aU) | 
                                      (0x3ffffffffffULL 
                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                             << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[2U] 
        = ((0xffffffU & ((IData)((((QData)((IData)(
                                                   (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                       >> 1U)))) 
                                   << 0x2aU) | (0x3ffffffffffULL 
                                                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                         >> 8U)) | (0xff000000U & ((IData)(
                                                           ((((QData)((IData)(
                                                                              (1U 
                                                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                                                >> 1U)))) 
                                                              << 0x2aU) 
                                                             | (0x3ffffffffffULL 
                                                                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                                                            >> 0x20U)) 
                                                   << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[3U] 
        = ((0xfffffff8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[3U]) 
           | (0xffffffU & ((IData)(((((QData)((IData)(
                                                      (1U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                          >> 1U)))) 
                                      << 0x2aU) | (0x3ffffffffffULL 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                                    >> 0x20U)) >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[3U] 
        = ((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[3U]) 
           | (0xffff0000U & ((IData)((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                           >> 2U)))) 
                                       << 0x2aU) | 
                                      (0x3ffffffffffULL 
                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                             << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[4U] 
        = ((0xf8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[4U]) 
           | ((0xffffU & ((IData)((((QData)((IData)(
                                                    (1U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                        >> 2U)))) 
                                    << 0x2aU) | (0x3ffffffffffULL 
                                                 & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                          >> 0x10U)) | (0xffff0000U 
                                        & ((IData)(
                                                   ((((QData)((IData)(
                                                                      (1U 
                                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                                          >> 2U)))) 
                                                      << 0x2aU) 
                                                     | (0x3ffffffffffULL 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                                                    >> 0x20U)) 
                                           << 0x10U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0xffffff00U & ((IData)((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                           >> 3U)))) 
                                       << 0x2aU) | 
                                      (0x3ffffffffffULL 
                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[6U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[6U]) 
           | ((0xffU & ((IData)((((QData)((IData)((1U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                      >> 3U)))) 
                                  << 0x2aU) | (0x3ffffffffffULL 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)(((((QData)((IData)(
                                                                  (1U 
                                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                                      >> 3U)))) 
                                                  << 0x2aU) 
                                                 | (0x3ffffffffffULL 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[7U] 
        = (IData)((((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                           >> 4U)))) 
                    << 0x2aU) | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[8U] 
        = ((0xfffff800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[8U]) 
           | (IData)(((((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                               >> 4U)))) 
                        << 0x2aU) | (0x3ffffffffffULL 
                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                      >> 0x20U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[8U] 
        = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[8U]) 
           | (0xff000000U & ((IData)((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                           >> 5U)))) 
                                       << 0x2aU) | 
                                      (0x3ffffffffffULL 
                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                             << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[9U] 
        = ((0xffffffU & ((IData)((((QData)((IData)(
                                                   (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                       >> 5U)))) 
                                   << 0x2aU) | (0x3ffffffffffULL 
                                                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                         >> 8U)) | (0xff000000U & ((IData)(
                                                           ((((QData)((IData)(
                                                                              (1U 
                                                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                                                >> 5U)))) 
                                                              << 0x2aU) 
                                                             | (0x3ffffffffffULL 
                                                                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                                                            >> 0x20U)) 
                                                   << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xaU] 
        = ((0xfffffff8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xaU]) 
           | (0xffffffU & ((IData)(((((QData)((IData)(
                                                      (1U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                          >> 5U)))) 
                                      << 0x2aU) | (0x3ffffffffffULL 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                                    >> 0x20U)) >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xaU] 
        = ((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xaU]) 
           | (0xffff0000U & ((IData)((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                           >> 6U)))) 
                                       << 0x2aU) | 
                                      (0x3ffffffffffULL 
                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                             << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xbU] 
        = ((0xf8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xbU]) 
           | ((0xffffU & ((IData)((((QData)((IData)(
                                                    (1U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                        >> 6U)))) 
                                    << 0x2aU) | (0x3ffffffffffULL 
                                                 & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                          >> 0x10U)) | (0xffff0000U 
                                        & ((IData)(
                                                   ((((QData)((IData)(
                                                                      (1U 
                                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                                          >> 6U)))) 
                                                      << 0x2aU) 
                                                     | (0x3ffffffffffULL 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                                                    >> 0x20U)) 
                                           << 0x10U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xcU] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xcU]) 
           | (0xffffff00U & ((IData)((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                           >> 7U)))) 
                                       << 0x2aU) | 
                                      (0x3ffffffffffULL 
                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xdU] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xdU]) 
           | ((0xffU & ((IData)((((QData)((IData)((1U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                      >> 7U)))) 
                                  << 0x2aU) | (0x3ffffffffffULL 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)(((((QData)((IData)(
                                                                  (1U 
                                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                                      >> 7U)))) 
                                                  << 0x2aU) 
                                                 | (0x3ffffffffffULL 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xeU] 
        = (IData)((((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                           >> 8U)))) 
                    << 0x2aU) | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xfU] 
        = ((0xfffff800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xfU]) 
           | (IData)(((((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                               >> 8U)))) 
                        << 0x2aU) | (0x3ffffffffffULL 
                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                      >> 0x20U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xfU] 
        = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xfU]) 
           | (0xff000000U & ((IData)((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                           >> 9U)))) 
                                       << 0x2aU) | 
                                      (0x3ffffffffffULL 
                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                             << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x10U] 
        = ((0xffffffU & ((IData)((((QData)((IData)(
                                                   (1U 
                                                    & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                       >> 9U)))) 
                                   << 0x2aU) | (0x3ffffffffffULL 
                                                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                         >> 8U)) | (0xff000000U & ((IData)(
                                                           ((((QData)((IData)(
                                                                              (1U 
                                                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                                                >> 9U)))) 
                                                              << 0x2aU) 
                                                             | (0x3ffffffffffULL 
                                                                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                                                            >> 0x20U)) 
                                                   << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x11U] 
        = ((0xfffffff8U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x11U]) 
           | (0xffffffU & ((IData)(((((QData)((IData)(
                                                      (1U 
                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                          >> 9U)))) 
                                      << 0x2aU) | (0x3ffffffffffULL 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                                    >> 0x20U)) >> 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x11U] 
        = ((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x11U]) 
           | (0xffff0000U & ((IData)((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                           >> 0xaU)))) 
                                       << 0x2aU) | 
                                      (0x3ffffffffffULL 
                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                             << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x12U] 
        = ((0xf8000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x12U]) 
           | ((0xffffU & ((IData)((((QData)((IData)(
                                                    (1U 
                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                        >> 0xaU)))) 
                                    << 0x2aU) | (0x3ffffffffffULL 
                                                 & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                          >> 0x10U)) | (0xffff0000U 
                                        & ((IData)(
                                                   ((((QData)((IData)(
                                                                      (1U 
                                                                       & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                                          >> 0xaU)))) 
                                                      << 0x2aU) 
                                                     | (0x3ffffffffffULL 
                                                        & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                                                    >> 0x20U)) 
                                           << 0x10U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x13U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x13U]) 
           | (0xffffff00U & ((IData)((((QData)((IData)(
                                                       (1U 
                                                        & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                           >> 0xbU)))) 
                                       << 0x2aU) | 
                                      (0x3ffffffffffULL 
                                       & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x14U] 
        = ((0xfff80000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x14U]) 
           | ((0xffU & ((IData)((((QData)((IData)((1U 
                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                      >> 0xbU)))) 
                                  << 0x2aU) | (0x3ffffffffffULL 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o))) 
                        >> 0x18U)) | (0xffffff00U & 
                                      ((IData)(((((QData)((IData)(
                                                                  (1U 
                                                                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                                                      >> 0xbU)))) 
                                                  << 0x2aU) 
                                                 | (0x3ffffffffffULL 
                                                    & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                                                >> 0x20U)) 
                                       << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x15U] 
        = (IData)((((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                           >> 0xcU)))) 
                    << 0x2aU) | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x16U] 
        = ((0xfff800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x16U]) 
           | (IData)(((((QData)((IData)((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_r_valids) 
                                               >> 0xcU)))) 
                        << 0x2aU) | (0x3ffffffffffULL 
                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_r_spill_reg__data_o)) 
                      >> 0x20U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[1U] 
        = ((0xffe007ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[1U]) 
           | (0xfffff800U & ((0x100000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                           << 0x14U)) 
                             | (0xff800U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                            << 0xbU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[3U] 
        = ((0xffffe007U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[3U]) 
           | (0xfffffff8U & ((0x1000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                         << 0xbU)) 
                             | (0xff8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                          << 3U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[4U] 
        = ((0x7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[4U]) 
           | (0xf8000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                             << 0x1bU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[5U] 
        = ((0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[5U]) 
           | (0x7ffffffU & ((0x10U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                      << 2U)) | (0xfU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                                    >> 5U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[6U] 
        = ((0xe007ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[6U]) 
           | (0xfff80000U & ((0x10000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                             << 0x19U)) 
                             | (0xff80000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                              << 0x13U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[8U] 
        = ((0xffe007ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[8U]) 
           | (0xfffff800U & ((0x100000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                           << 0x10U)) 
                             | (0xff800U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                            << 0xbU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xaU] 
        = ((0xffffe007U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xaU]) 
           | (0xfffffff8U & ((0x1000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                         << 7U)) | 
                             (0xff8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                        << 3U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xbU] 
        = ((0x7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xbU]) 
           | (0xf8000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                             << 0x1bU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xcU] 
        = ((0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xcU]) 
           | (0x7ffffffU & ((0x10U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                      >> 2U)) | (0xfU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                                    >> 5U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xdU] 
        = ((0xe007ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xdU]) 
           | (0xfff80000U & ((0x10000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                             << 0x15U)) 
                             | (0xff80000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                              << 0x13U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xfU] 
        = ((0xffe007ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0xfU]) 
           | (0xfffff800U & ((0x100000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                           << 0xcU)) 
                             | (0xff800U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                            << 0xbU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x11U] 
        = ((0xffffe007U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x11U]) 
           | (0xfffffff8U & ((0x1000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                         << 3U)) | 
                             (0xff8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                        << 3U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x12U] 
        = ((0x7ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x12U]) 
           | (0xf8000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                             << 0x1bU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x13U] 
        = ((0xffffffe0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x13U]) 
           | (0x7ffffffU & ((0x10U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                      >> 6U)) | (0xfU 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                                    >> 5U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x14U] 
        = ((0xe007ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x14U]) 
           | (0xfff80000U & ((0x10000000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                             << 0x11U)) 
                             | (0xff80000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                              << 0x13U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x16U] 
        = ((0xe007ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT____Vcellout__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__slv_resps_o[0x16U]) 
           | (0xfffff800U & ((0x100000U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_b_valids) 
                                           << 8U)) 
                             | (0xff800U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT____Vcellout__gen_mux__DOT__i_b_spill_reg__data_o) 
                                            << 0xbU)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q)))) {
                if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[3U] 
                      >> 0x17U) & (0U != (3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U] 
                                                   >> 2U)))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_d 
                        = (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[6U] 
                                    >> 1U));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q)))) {
                if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[3U] 
                      >> 0x17U) & (0U != (3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U] 
                                                   >> 2U)))))) {
                    if ((1U != (3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
                                       << 0x1eU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U] 
                                       >> 2U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
        = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U]) 
           | (0xff000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[3U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U] 
        = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U]) 
           | (0xff000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[5U] 
        = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[5U]) 
           | (0xff000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[5U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[6U] 
        = (0x3fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[6U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
        = (0x3fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U] 
        = (0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
        = ((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U]) 
           | (0xfffff000U & ((IData)((0x7ffffffffffULL 
                                      & (((QData)((IData)(
                                                          vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U])) 
                                          << 0x34U) 
                                         | (((QData)((IData)(
                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[3U])) 
                                             << 0x14U) 
                                            | ((QData)((IData)(
                                                               vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[2U])) 
                                               >> 0xcU))))) 
                             << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
        = ((0xff800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U]) 
           | ((0xfffU & ((IData)((0x7ffffffffffULL 
                                  & (((QData)((IData)(
                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U])) 
                                      << 0x34U) | (
                                                   ((QData)((IData)(
                                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[3U])) 
                                                    << 0x14U) 
                                                   | ((QData)((IData)(
                                                                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[2U])) 
                                                      >> 0xcU))))) 
                         >> 0x14U)) | (0xfffff000U 
                                       & ((IData)((
                                                   (0x7ffffffffffULL 
                                                    & (((QData)((IData)(
                                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U])) 
                                                        << 0x34U) 
                                                       | (((QData)((IData)(
                                                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[3U])) 
                                                           << 0x14U) 
                                                          | ((QData)((IData)(
                                                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[2U])) 
                                                             >> 0xcU)))) 
                                                   >> 0x20U)) 
                                          << 0xcU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[0U] 
        = ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[0U]) 
           | (0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[0U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[1U] 
        = ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[1U]) 
           | (0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[1U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
        = ((0xfffffc00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U]) 
           | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[2U]) 
              | (0x3feU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[0U] 
        = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[0U]) 
           | (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[0U]));
    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[0U] 
                = (0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[0U]);
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
        = (0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
        = (0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U]);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U]) 
           | (0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[2U]));
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
                    = (0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U]);
            }
        }
    } else {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q) 
                      >> 1U)))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
                        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U]) 
                           | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[2U]));
                }
            } else {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream) 
                     | (1U > (3U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
                        = ((0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U]) 
                           | (0x800000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[3U]));
                }
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) 
                     | (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[3U] 
                          >> 0x17U) & (0U == (3U & 
                                              ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U] 
                                                  >> 2U))))) 
                        & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
                        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U]) 
                           | (0x800U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[2U]));
                }
                if (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[3U] 
                      >> 0x17U) & (0U != (3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U] 
                                                   >> 2U)))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
                        = (0xff7fffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U]);
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
                            = (0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U]);
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid) 
           & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)));
    vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__len 
        = (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[1U] 
                     << 3U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[0U] 
                               >> 0x1dU)));
    vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__cache 
        = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[1U] 
                    << 0xdU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[0U] 
                                >> 0x13U)));
    vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__burst 
        = (3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[1U] 
                  << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[0U] 
                            >> 0x18U)));
    vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__atop = 0U;
    {
        {
            {
                {
                    {
                        if ((0U == (IData)(vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__len))) {
                            vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__Vfuncout = 1U;
                            goto __Vlabel5;
                        }
                        if ((2U == (IData)(vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__burst))) {
                            vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__Vfuncout = 0U;
                            goto __Vlabel4;
                        }
                        if ((0U != (IData)(vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__atop))) {
                            vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__Vfuncout = 0U;
                            goto __Vlabel3;
                        }
                        vlTOPp->__Vfunc_modifiable__3__cache 
                            = vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__cache;
                        vlTOPp->__Vfunc_modifiable__3__Vfuncout 
                            = (0U != (2U & (IData)(vlTOPp->__Vfunc_modifiable__3__cache)));
                        if ((1U & (~ (IData)(vlTOPp->__Vfunc_modifiable__3__Vfuncout)))) {
                            vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__Vfuncout 
                                = ((1U == (IData)(vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__burst)) 
                                   & (0x10U < (IData)(vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__len)));
                            goto __Vlabel2;
                        }
                        vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__Vfuncout = 1U;
                        goto __Vlabel1;
                        __Vlabel5: ;
                    }
                    __Vlabel4: ;
                }
                __Vlabel3: ;
            }
            __Vlabel2: ;
        }
        __Vlabel1: ;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported 
        = (1U & (~ (IData)(vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__2__Vfuncout)));
    vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__len 
        = (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[5U] 
                     << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U] 
                               >> 0x19U)));
    vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__cache 
        = (0xfU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[5U] 
                    << 0x11U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U] 
                                 >> 0xfU)));
    vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__burst 
        = (3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[5U] 
                  << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U] 
                              >> 0x14U)));
    vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__atop 
        = (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U] 
                     << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
                               >> 0x1eU)));
    {
        {
            {
                {
                    {
                        if ((0U == (IData)(vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__len))) {
                            vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__Vfuncout = 1U;
                            goto __Vlabel10;
                        }
                        if ((2U == (IData)(vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__burst))) {
                            vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__Vfuncout = 0U;
                            goto __Vlabel9;
                        }
                        if ((0U != (IData)(vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__atop))) {
                            vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__Vfuncout = 0U;
                            goto __Vlabel8;
                        }
                        vlTOPp->__Vfunc_modifiable__1__cache 
                            = vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__cache;
                        vlTOPp->__Vfunc_modifiable__1__Vfuncout 
                            = (0U != (2U & (IData)(vlTOPp->__Vfunc_modifiable__1__cache)));
                        if ((1U & (~ (IData)(vlTOPp->__Vfunc_modifiable__1__Vfuncout)))) {
                            vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__Vfuncout 
                                = ((1U == (IData)(vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__burst)) 
                                   & (0x10U < (IData)(vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__len)));
                            goto __Vlabel7;
                        }
                        vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__Vfuncout = 1U;
                        goto __Vlabel6;
                        __Vlabel10: ;
                    }
                    __Vlabel9: ;
                }
                __Vlabel8: ;
            }
            __Vlabel7: ;
        }
        __Vlabel6: ;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported 
        = (1U & (~ (IData)(vlTOPp->__Vfunc_core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__txn_supported__0__Vfuncout)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n 
            = (((~ ((IData)(0xffU) << (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q) 
                                             << 3U)))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n)) 
               | ((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
                             << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U] 
                                       >> 0x19U))) 
                  << (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q) 
                            << 3U))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
        = ((0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[1U] 
                            << 0x1fU) | (0x7ffffffeU 
                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[0U] 
                                            >> 1U)))) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
        = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[1U] 
                  >> 1U)) | (0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
                                             << 0x1fU) 
                                            | (0x7ffffffeU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[1U] 
                                                  >> 1U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
        = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
                  >> 1U)) | (0x1feU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
                                        << 0x1fU) | 
                                       (0x7ffffffeU 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
                                           >> 1U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
        = ((0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U] 
                            << 9U) | (0x1feU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
                                                >> 0x17U)))) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
        = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U] 
                  >> 0x17U)) | (0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[5U] 
                                                << 9U) 
                                               | (0x1feU 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U] 
                                                     >> 0x17U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
        = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[5U] 
                  >> 0x17U)) | (0x7ffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[6U] 
                                            << 9U) 
                                           | (0x1feU 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[5U] 
                                                 >> 0x17U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o 
        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__mst_select_q 
                 >> (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                              >> 4U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__ar_select_occupied 
        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__occupied 
                 >> (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
                              >> 4U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o 
        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__mst_select_q 
                 >> (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                              >> 0xaU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_select_occupied 
        = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__occupied 
                 >> (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                              >> 0xaU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__ar_valid = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__lock_ar_valid_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__ar_valid = 1U;
    } else {
        if ((1U & (~ (IData)((0U != vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[0U] 
                        >> 1U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__ar_select_occupied)) 
                                  | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U]) 
                                     == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__gen_demux__DOT__i_ar_id_counter__lookup_mst_select_o)))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__ar_valid = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_push = 0U;
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__lock_aw_valid_q)))) {
        if ((((~ (IData)((0U != vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
                        >> 0x17U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_push = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_valid = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__lock_aw_valid_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_valid = 1U;
    } else {
        if ((((~ (IData)((0U != vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__cnt_full))) 
              & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q))) 
             & (~ (IData)((0U != vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_ar_id_counter__DOT__cnt_full))))) {
            if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
                        >> 0x17U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_select_occupied)) 
                                     | ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]) 
                                        == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__gen_demux__DOT__i_aw_id_counter__lookup_mst_select_o)))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_valid = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_push) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT____Vlvbound1 
            = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]);
        if ((0U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n 
                = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q))) 
                    & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_n)) 
                   | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT____Vlvbound1) 
                      << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__write_pointer_q)));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_aw_id_counter__DOT__push_en 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_push)
            ? ((IData)(1U) << (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
                                        >> 0xaU))) : 0U);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o 
        = ((0U >= (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__mem_q) 
              >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__read_pointer_q)));
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_push))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellout__gen_demux__DOT__i_w_fifo__data_o 
            = (1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U]);
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__w_fifo_empty 
        = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__i_w_fifo__DOT__status_cnt_q)) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__aw_push)));
}

VL_INLINE_OPT void Vcore_v_mcu::_sequent__TOP__46(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_sequent__TOP__46\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__bit_count 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__bit_count;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_write 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_write;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_read 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_read;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_in 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_in;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__scl_cs 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__scl_cs;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__sda_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__sda_d;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__scl_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__scl_d;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__scl_cnt 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__scl_cnt;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__sda_cnt 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__sda_cnt;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__bit_rcvd 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__bit_rcvd;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_select 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_select;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_gpio__PREADY 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__i_apb_gpio__PREADY;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_out 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_out;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_dir[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_dir[0U];
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_dir[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_dir[1U];
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_dir[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_dir[2U];
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_inten 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_inten;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_inttype[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_inttype[0U];
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_inttype[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_inttype[1U];
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_inttype[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_inttype[2U];
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_inttype[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_inttype[3U];
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__out_byte 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__out_byte;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__in_byte 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__in_byte;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__bit_cnt 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__bit_cnt;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__i2c_state 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__i2c_state;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__state 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__state;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll3_valid 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll3_valid;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll2_valid 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll2_valid;
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll1_valid 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll1_valid;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__unnamedblk2__DOT__i = 0U;
        while (VL_GTS_III(1,32,32, 0xa9U, vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__unnamedblk2__DOT__i)) {
            if (((0xa8U >= (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__unnamedblk2__DOT__i)) 
                 & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_err[
                    (7U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__unnamedblk2__DOT__i 
                           >> 5U))] >> (0x1fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__unnamedblk2__DOT__i)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[(7U 
                                                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__unnamedblk2__DOT__i 
                                                                                >> 5U))] 
                    = (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[
                       (7U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__unnamedblk2__DOT__i 
                              >> 5U))] | ((IData)(1U) 
                                          << (0x1fU 
                                              & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__unnamedblk2__DOT__i)));
            }
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__unnamedblk2__DOT__i 
                = ((IData)(1U) + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__unnamedblk2__DOT__i);
        }
        if ((1U & (~ ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)) 
                      >> 5U)))) {
            if ((1U & ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                        >> 5U) & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                                     >> 5U))))) {
                if (((((((((0x19U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  >> 2U)))) 
                           | (0x1aU == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    >> 2U))))) 
                          | (0x1bU == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   >> 2U))))) 
                         | (0x1cU == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  >> 2U))))) 
                        | (0x1dU == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 >> 2U))))) 
                       | (0x1eU == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                >> 2U))))) 
                      | (0x1fU == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               >> 2U))))) 
                     | (0x20U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                            << 0x1eU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              >> 2U)))))) {
                    if ((0x19U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               >> 2U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[0U] = 0U;
                    } else {
                        if ((0x1aU == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   >> 2U))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[1U] = 0U;
                        } else {
                            if ((0x1bU == (0x3fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               >> 2U))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[2U] = 0U;
                            } else {
                                if ((0x1cU == (0x3fU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     >> 2U))))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[3U] = 0U;
                                } else {
                                    if ((0x1dU == (0x3fU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                         >> 2U))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[4U] = 0U;
                                    } else {
                                        if ((0x1eU 
                                             == (0x3fU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       >> 2U))))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[5U] = 0U;
                                        } else {
                                            if ((0x1fU 
                                                 == 
                                                 (0x3fU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                        >> 2U))))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[6U] = 0U;
                                            } else {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[7U] = 0U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[0U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[1U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[2U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[3U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[4U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[5U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[6U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_err[7U] = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_apb_events = 0U;
        if ((0x20U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if (((((((((0U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                           >> 2U)))) 
                       | (1U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                           << 0x1eU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             >> 2U))))) 
                      | (2U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                            >> 2U))))) 
                     | (3U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                           >> 2U))))) 
                    | (4U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                        << 0x1eU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                        >> 2U))))) 
                   | (5U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                       << 0x1eU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                       >> 2U))))) | 
                  (6U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 >> 2U))))) 
                 | (7U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                     << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  >> 2U)))))) {
                if ((0U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                      << 0x1eU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   >> 2U))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_apb_events 
                        = (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U]);
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_apb_events = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__byte_cnt_cs = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fclp_frfu_clp_pw_sta_cs = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_stm_cs = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fssc_frfu_rd_addr_syncff1 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__SPI_slave__DOT__addr_reg;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_full 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_full 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_full 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_full 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__lint_fmo 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__almost_empty 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__almost_empty 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__almost_empty 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__almost_empty 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__almost_empty 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo_next) 
               & 1U);
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fssc_frfu_rd_addr_syncff1 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_full = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_full = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_full = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__almost_full = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__lint_fmo = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__almost_empty = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__almost_empty = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__almost_empty = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__almost_empty = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__almost_empty = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__set_vlp) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_vlp_cs = 1U;
        } else {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clear_vlp) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_vlp_cs = 0U;
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_vlp_cs = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__set_cfg_enb) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_cfg_enb_cs = 1U;
        } else {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clear_cfg_enb) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_cfg_enb_cs = 0U;
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_cfg_enb_cs = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__set_pwr_gate) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_pwr_gate_cs = 1U;
        } else {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clear_pwr_gate) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_pwr_gate_cs = 0U;
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_pwr_gate_cs = 0U;
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b3_h_cs = 0U;
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b2_h_cs = 0U;
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b1_l_cs = 0U;
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b1_h_cs = 0U;
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b0_l_cs = 0U;
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b2_l_cs = 0U;
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_data_b0_h_cs = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_rd_ptr_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_rd_ptr_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_wr_ptr_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_wr_ptr_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_penable_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_penable_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_wr_ptr_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_wr_ptr_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__fsmc_fmic_seq_done_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__fsmc_fmic_seq_done_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_wr_ptr_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_wr_ptr_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_set_por_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_set_por_ns) 
               & 1U);
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_rd_ptr_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_wr_ptr_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_penable_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_wr_ptr_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_wr_ptr_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__fsmc_fmic_seq_done_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_wr_ptr_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_set_por_cs = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_resetb_cs 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_resetb_ns)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_cs 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wlclk_ns));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_pchg_b_cs 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_pchg_b_ns));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_cs 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_cload_din_sel_ns));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_int_din_sel_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_int_din_sel_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_set_por_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_set_por_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pi_pwr_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pi_pwr_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_ifx_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_ifx_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_ifx_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_ifx_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pwr_gate_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pwr_gate_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_lr_rst_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_lr_rst_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_iso_rst_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_iso_rst_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_int_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_int_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_ramfifo_sel_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_ramfifo_sel_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_rst_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_rst_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_tb_rst_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_tb_rst_ns) 
               & 1U);
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_pwrgate_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_int_din_sel_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_tb_int_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_set_por_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pi_pwr_cs = 0xffffU;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_clkdis_ifx_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_srdis_ifx_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_pwr_gate_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_lr_rst_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_iso_rst_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_we_int_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_sel_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_ramfifo_sel_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_rst_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_tb_rst_cs = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_ifx_cs 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_ifx_ns)));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_pwrite_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_pwrite_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_iso_en_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_iso_en_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_fb_iso_enb_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_fb_iso_enb_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_rd_ptr_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_rd_ptr_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_stb_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_stb_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_we_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_we_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_cyc_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_cyc_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_psel_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_psel_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_wr_data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_wr_data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_exp_data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_exp_data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__scc_stm_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__scc_stm_ns;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_prog_cs = 0xffffU;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_pwrite_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_iso_en_cs = 0xffffU;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_fb_iso_enb_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_rd_ptr_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_blclk_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_stb_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_we_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_cyc_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_din_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_psel_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_wr_data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_bl_pwrgate_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_exp_data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__scc_stm_cs = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re) {
            if ((((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)) 
                  | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                 | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)))) {
                vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__bit_count 
                    = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__bit_count)));
            } else {
                if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) {
                    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__bit_count = 0U;
                }
            }
        }
    } else {
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__bit_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_return_stm_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_return_stm_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data_latch 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SS_bar 
            = (((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)) 
                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__start)) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re)) 
                | ((~ (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)) 
                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__stop)) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re))) 
                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SS_bar))) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_return_x_stm_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_return_x_stm_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_address_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_address_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_timer_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_timer_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_return_stm_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_return_stm_ns;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_return_stm_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SPI_Read_Data_latch = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__SS_bar = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_return_x_stm_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_address_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_timer_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_col_cnt_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_return_stm_cs = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__rfu_path_en_cs 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__rfu_path_en_ns)));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_cs_error_cnt_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_cs_error_cnt_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__error_flag_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__error_flag_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_prog_cnt_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_prog_cnt_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_partial_mode_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_partial_mode_ns) 
               & 1U);
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_cs_error_cnt_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__error_flag_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_prog_cnt_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_partial_mode_cs = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__fifo_rd_en) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_ns;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__fifo_rd_ptr_cs = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_ns;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_wl_cnt_cs = 0U;
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_addr_h_cs = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_rd_ptr_cs 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_rd_ptr_ns));
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_addr_l_cs = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_rd_cnt_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_rd_cnt_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_paddr_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_paddr_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__ramfifo_index_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__ramfifo_index_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_stm_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_stm_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__frfu_fpmu_prog_cfg_done_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_fpmu_prog_cfg_done) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_index_cnt_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_index_cnt_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_ifx_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_ifx_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_level_vlp_en_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_level_vlp_en_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x33 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__wr_flags_reg;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x24 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__rd_flags_reg;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__rd_stm_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__rd_stm_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_timer_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_timer_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5e__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5e__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5d__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5d__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_7__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_7__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_6__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_6__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_5__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_5__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_4__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_4__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_2__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_2__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_1__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_1__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_0__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_0__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5b_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5b_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5a_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5a_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_59_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_59_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_58_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_58_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_57_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_57_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_56_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_56_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_53_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_53_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_52_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_52_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_51_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_51_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_50_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_50_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_3b__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_3b__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_3a__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_3a__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_05__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_05__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_61_0__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_61_0__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_60__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_60__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4e__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4e__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4d__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4d__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4b__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4b__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4a__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4a__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_49__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_49__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_48__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_48__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_47__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_47__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_46__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_46__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_43__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_43__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_42__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_42__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_41__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_41__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_40__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_40__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0a__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0a__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_27_0__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_27_0__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_06__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_06__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_09__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_09__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_08__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_08__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0f__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0f__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0e__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0e__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0d__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0d__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_19__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_19__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_1f_0__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_1f_0__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_14__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_14__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_cnt_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_cnt_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_13__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_13__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_12__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_12__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2b_0__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2b_0__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2a_0__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2a_0__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_3__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_3__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_29_0__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_29_0__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_28_0__DOT__data_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_28_0__DOT__data_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0c__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0c__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0b__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0b__DOT__data_ns;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__frfu_ffsr_bl_cnt_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spif_rd_cnt_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_apbm_paddr_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__ramfifo_index_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrffwff_stm_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__frfu_fpmu_prog_cfg_done_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_index_cnt_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__fcb_vlp_pwrdis_ifx_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_level_vlp_en_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x33 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x24 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__rd_stm_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_timer_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clp_timer_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5e__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5d__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_7__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_6__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_5__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_4__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_2__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_1__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5b_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5a_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_59_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_58_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_57_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_56_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_53_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_52_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_51_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_50_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_3b__DOT__data_cs = 5U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_3a__DOT__data_cs = 0xffU;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_05__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_61_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_60__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4e__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4d__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4b__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4a__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_49__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_48__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_47__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_46__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_43__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_42__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_41__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_40__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0a__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_27_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_06__DOT__data_cs = 0x1fU;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_09__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_08__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0f__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0e__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0d__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_18__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__qf_sff_INST_0__DOT__fifo_cnt_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_19__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_1f_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_14__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_INST__DOT__fifo_cnt_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_07_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_13__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_12__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_4c__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_11__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_10__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__apbs_stm_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2b_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2a_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_62_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rhw_INST_5c_3__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_29_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_28_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0c__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_0b__DOT__data_cs = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_wr_stm_cs = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_cs 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_4f_0__DOT__data_ns));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_spi_master_en_syncff1) 
                      & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fsmc_fmic_clr_spi_master_en_latch)))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fmic_frfu_set_rc_clk_en_cs = 0U;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fmic_frfu_set_rc_clk_en_cs = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_push) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg 
                = (7U & ((3U & (((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                >> 1U)) ^ ((IData)(1U) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr))));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__frfu_fpmu_prog_pmu_chip_cmd_cs 
            = (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_2f_wr_en) 
                  & (0U != (0xfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata))) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_quad_pd)) 
                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fsmc_frfu_set_pd)) 
               & 1U);
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__frfu_fpmu_prog_pmu_chip_cmd_cs = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__control_in_valid 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__control_in_d2 
                == vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in) 
               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__control_in_d1 
                  == vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__control_in));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__control_in_d2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__control_in_d1;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__control_in_valid = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__control_in_d2 = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_pw_sta_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_pw_sta_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__bl_din_sel_cs 
            = (((0x60U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)) 
                | ((0x6fU != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fsr_stm_cs)) 
                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__bl_din_sel_cs))) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_ns;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__chip_pw_sta_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_stm_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__bl_din_sel_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1e__DOT__data_cs = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__wb_wacc) {
            if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs) 
                              >> 1U)))) {
                    if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__ss_reg 
                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_cs;
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__ss_reg = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow 
                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__full) 
                   & (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__8__KET__.r_valid));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow 
                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__full) 
                   & (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__7__KET__.r_valid));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow 
                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__full) 
                   & (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__6__KET__.r_valid));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_valid) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow 
                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__full) 
                   & (IData)(vlSymsp->TOP__core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__master_ports__BRA__5__KET__.r_valid));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_push) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow 
                = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_full) 
                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_push));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs_dly3cyc 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbfsr_INST__DOT__fcb_wl_en_cs_dly2cyc));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_dff_w2r_INST__DOT__dest_data_syncff2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_dff_w2r_INST__DOT__dest_data_syncff1;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__Baud_Rate_r 
            = (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16 
                 != ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPIBR) 
                     << 1U)) & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16 
                                 == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPIBR)) 
                                | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__Baud_Rate_r))) 
               & 1U);
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__smc_clear_br_cnt)
                ? 0U : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16 
                         == ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPIBR) 
                             << 1U)) ? 1U : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16_ns));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop1;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop1;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop1;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop1;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbssc_INST__DOT__qf_aff2_INST__DOT__qf_dff_w2r_INST__DOT__dest_data_syncff2 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__Baud_Rate_r = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__req_fifo__DOT__fifo_ctl__DOT__pushtopop2 = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__ffsr_frfu_clr_fb_cfg_kickoff_dly1cyc) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__ffsr_frfu_clr_fb_cfg_kickoff_dly2cyc)))) {
            vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0 = 0U;
            vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1 = 0U;
        } else {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__pre_cksum_en) 
                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_chksum_b0_en))) {
                vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0 
                    = (0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0) 
                                  + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_ffsr_wfifo_wdata));
                vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1 
                    = (0xffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1) 
                                   + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0)) 
                                  + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_ffsr_wfifo_wdata));
            } else {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__pre_cksum_en) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__fcbrfuwff_chksum_b1_en))) {
                    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0 
                        = (0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0) 
                                      + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_ffsr_wfifo_wdata 
                                         >> 0x10U)));
                    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1 
                        = (0xffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1) 
                                       + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0)) 
                                      + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__frfu_ffsr_wfifo_wdata 
                                         >> 0x10U)));
                } else {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__post_cksum_en) 
                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__rdback_data_b0_en))) {
                        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0 
                            = (0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0) 
                                          + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__ffsr_frfu_rfifo_rdata));
                        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1 
                            = (0xffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1) 
                                           + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0)) 
                                          + vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__ffsr_frfu_rfifo_rdata));
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__post_cksum_en) 
                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__rdback_data_b1_en))) {
                            vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0 
                                = (0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0) 
                                              + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__ffsr_frfu_rfifo_rdata 
                                                 >> 0x10U)));
                            vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1 
                                = (0xffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1) 
                                               + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0)) 
                                              + (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__ffsr_frfu_rfifo_rdata 
                                                 >> 0x10U)));
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0 = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1 = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__mic_vlp_stm_cs 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)
            ? ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                 >> 5U) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_21_0__DOT__data_cs))
                ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__mic_vlp_stm_ns)
                : 0U) : 0U);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__wb_wacc) {
            if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                  >> 7U) & (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg1 
                    = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_cs) 
                             >> 1U));
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg1 = 0U;
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg1 = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__wb_wacc) {
            if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1) 
                  >> 7U) & (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_addr_cs)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg0 
                    = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__wbm_wbs_wr_data_cs));
            }
        } else {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_rd_pos_x) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_wr_pos_x))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg0 = 0U;
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg0 = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush1;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush1;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush1;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush1;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush1;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__3__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__2__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__1__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__DC_FIFO_TCDM_EFPGA__BRA__0__KET____DOT__efpga_tcdm__DOT__resp_fifo__DOT__fifo_ctl__DOT__poptopush2 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__apbt1_interface__DOT__req_fifo__DOT__fifo_ctl__DOT__poptopush2 = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__frfu_fmic_rc_clk_en_dly8 
        = (1U & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)) 
                 | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__frfu_fmic_rc_clk_en_dly7)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_clpd_ing_cs 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_clpd_ing_ns));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Shift_Reg 
                = (((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)) 
                    | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)))
                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPICR1))
                        ? ((0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Shift_Reg) 
                                     << 7U)) | (0x7fU 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Shift_Reg) 
                                                   >> 1U)))
                        : ((0xfeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Shift_Reg) 
                                     << 1U)) | (1U 
                                                & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Shift_Reg) 
                                                   >> 7U))))
                    : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__tx_reg));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Shift_Reg = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__TIP 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_rd_pos_x) 
                  | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_wr_pos_x))) 
              & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg32) 
                  >> 1U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg32))));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__ffsr_frfu_clr_fb_cfg_kickoff) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__frfu_fsmc_checksum_status_cs 
                = (1U & (~ ((0U != (0xffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c0) 
                                                + (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1b__DOT__data_cs) 
                                                    << 8U) 
                                                   | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1a__DOT__data_cs))) 
                                               + (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1d__DOT__data_cs) 
                                                   << 8U) 
                                                  | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1c__DOT__data_cs))))) 
                            | (0U != (0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__chksum_c1) 
                                                 - 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1d__DOT__data_cs) 
                                                   << 8U) 
                                                  | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_1c__DOT__data_cs))))))));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__frfu_fsmc_checksum_status_cs = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__trnsfer_done 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__bit_count) 
               == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__spi_ctrl_reg)) 
              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__BG__DOT__count16 
                 == ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__SPIBR) 
                     << 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpif_INST__DOT__pif_rd_stm_cs = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_cs 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_cnt_ns)
            : 0U);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_wr1) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_wr2)))) {
            vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_write = 1U;
        } else {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg7) {
                vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_write = 0U;
            }
        }
    } else {
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_write = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_vlp_dly3 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
               >> 5U) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbmic_INST__DOT__fcb_vlp_dly2)));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_rd1) 
             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__irq_rd2)))) {
            vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_read = 1U;
        } else {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg7) {
                vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_read = 0U;
            }
        }
    } else {
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__INTR_read = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)) 
                   | (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                  | (2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                 | (3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
                | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
               | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
              | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) 
             | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state)))) {
            if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) {
                if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__start) 
                     & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re))) {
                    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 1U;
                } else {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__stop) 
                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re))) {
                        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 2U;
                    } else {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re) {
                            vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 0U;
                        }
                    }
                }
            } else {
                if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg32) 
                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re))) {
                        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 3U;
                    } else {
                        if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__cmd_reg32) 
                              >> 1U) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re))) {
                            vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 5U;
                        } else {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re) {
                                vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 0U;
                            }
                        }
                    }
                } else {
                    if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) {
                        if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__spi_clk_cnt_reg) 
                              >> 7U) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re))) {
                            vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 7U;
                        } else {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re) {
                                vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 0U;
                            }
                        }
                    } else {
                        if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) {
                            if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__bit_count) 
                                  == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__spi_ctrl_reg)) 
                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re))) {
                                vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 4U;
                            } else {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re) {
                                    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 3U;
                                }
                            }
                        } else {
                            if ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) {
                                vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state 
                                    = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__start)
                                        ? 4U : 0U);
                            } else {
                                if ((5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) {
                                    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__bit_count) 
                                          == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__spi_ctrl_reg)) 
                                         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re))) {
                                        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 6U;
                                    } else {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re) {
                                            vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 5U;
                                        }
                                    }
                                } else {
                                    if ((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state))) {
                                        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state 
                                            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__start)
                                                ? 6U
                                                : 0U);
                                    } else {
                                        if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__bit_count) 
                                              == (7U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__spi_register__DOT__spi_clk_cnt_reg))) 
                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re))) {
                                            vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 0U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__Baud_rate_re) {
                                                vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 7U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 0U;
        }
    } else {
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbsmc_INST__DOT__spi_master_top_INST__DOT__ser_des__DOT__FSM_spi_state = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_stm_quad_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_stm_quad_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_stm_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_stm_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__CS 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__NS;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2f_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2f_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb_reg_rdata 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb_reg_rdata_muxed;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_cs 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_ns) 
               & 1U);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_31_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_31_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_30_0__DOT__data_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_30_0__DOT__data_ns;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x34 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_apb_to_i2c__DOT__rd_flags_reg;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x23 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__FIFO_sync_256x8_i2c_to_apb__DOT__wr_flags_reg;
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_stm_quad_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_stm_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__CS = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_2f_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_0_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__quad_status_1_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb_reg_rdata = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbaps_INST__DOT__fcb_apbs_pready_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_31_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_30_0__DOT__data_cs = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x34 = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x23 = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__set_lth_enb) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_lth_enb_cs = 1U;
        } else {
            if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__clear_lth_enb) 
                 | ((0U == (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                  >> 6U))) ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly7) 
                                              & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly8)))
                     : ((1U == (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                      >> 6U))) ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly5) 
                                                  & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly6)))
                         : ((2U == (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rw_INST_04__DOT__data_cs) 
                                          >> 6U))) ? 
                            ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly3) 
                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly4)))
                             : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly1) 
                                & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__frfu_fclp_cfg_done_dly2)))))))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_lth_enb_cs = 0U;
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbclp_INST__DOT__fcb_clp_lth_enb_cs = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_rd_ptr_cs 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_1__DOT__fifo_rd_ptr_ns));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_event_fifo_valid) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_event_fifo_ready))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_fifo_event 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__FIFO_REGISTERS
                [vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__i_event_fifo1__DOT__Pop_Pointer_CS];
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_fifo_event = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_rd_ptr_cs 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__qf_sff_INST_0__DOT__fifo_rd_ptr_ns));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((~ ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__p
                  [7U][5U] >> 8U) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__p
                                     [7U][2U] >> 0x13U))) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_event_ready))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[0U] 
                = ((1U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[0U]) 
                   | (0xfffffffeU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[0U] 
                                     << 1U)));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[1U] 
                = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[0U] 
                          >> 0x1fU)) | (0xfffffffeU 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[1U] 
                                           << 1U)));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[2U] 
                = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[1U] 
                          >> 0x1fU)) | (0xfffffffeU 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[2U] 
                                           << 1U)));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[3U] 
                = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[2U] 
                          >> 0x1fU)) | (0xfffffffeU 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[3U] 
                                           << 1U)));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[4U] 
                = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[3U] 
                          >> 0x1fU)) | (0xfffffffeU 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[4U] 
                                           << 1U)));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[5U] 
                = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[4U] 
                          >> 0x1fU)) | (0x1feU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[5U] 
                                                  << 1U)));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[0U] 
                = ((0xfffffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[0U]) 
                   | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__gnt[5U] 
                            >> 8U)));
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[0U] = 1U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[1U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[2U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[3U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[4U] = 0U;
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__u_arbiter__DOT__r_priority[5U] = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_ls_sync 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)
            ? ((6U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_ls_sync) 
                      << 1U)) | (IData)(vlTOPp->ref_clk_i))
            : 0U);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x100U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__168__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__168__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__168__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__167__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__167__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__167__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__166__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__166__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__166__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__165__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__165__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__165__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__164__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__164__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__164__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((8U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__163__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__163__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__163__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((4U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__162__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__162__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__162__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__161__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__161__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__161__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[5U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[5U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__160__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__160__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__160__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__159__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__159__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__159__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__158__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__158__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__158__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__157__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__157__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__157__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__156__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__156__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__156__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x8000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__155__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__155__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__155__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x4000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__154__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__154__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__154__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x2000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__153__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__153__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__153__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x1000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__152__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__152__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__152__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x800000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__151__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__151__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__151__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x400000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__150__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__150__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__150__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x200000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__149__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__149__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__149__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x100000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__148__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__148__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__148__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__147__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__147__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__147__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__146__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__146__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__146__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__145__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__145__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__145__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__144__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__144__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__144__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__143__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__143__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__143__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x4000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__142__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__142__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__142__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x2000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__141__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__141__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__141__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x1000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__140__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__140__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__140__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__139__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__139__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__139__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x400U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__138__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__138__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__138__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__137__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__137__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__137__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x100U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__136__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__136__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__136__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__135__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__135__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__135__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__134__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__134__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__134__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__133__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__133__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__133__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__132__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__132__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__132__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((8U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__131__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__131__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__131__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((4U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__130__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__130__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__130__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__129__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__129__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__129__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[4U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[4U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__128__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__128__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__128__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__127__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__127__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__127__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__126__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__126__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__126__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__125__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__125__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__125__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__124__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__124__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__124__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x8000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__123__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__123__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__123__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x4000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__122__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__122__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__122__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x2000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__121__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__121__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__121__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x1000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__120__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__120__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__120__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x800000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__119__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__119__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__119__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x400000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__118__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__118__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__118__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x200000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__117__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__117__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__117__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x100000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__116__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__116__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__116__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__115__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__115__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__115__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__114__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__114__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__114__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__113__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__113__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__113__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__112__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__112__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__112__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__111__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__111__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__111__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x4000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__110__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__110__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__110__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x2000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__109__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__109__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__109__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x1000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__108__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__108__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__108__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__107__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__107__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__107__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x400U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__106__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__106__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__106__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__105__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__105__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__105__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x100U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__104__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__104__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__104__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__103__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__103__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__103__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__102__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__102__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__102__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__101__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__101__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__101__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__100__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__100__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__100__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((8U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__99__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__99__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__99__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((4U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__98__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__98__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__98__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__97__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__97__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__97__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[3U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[3U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__96__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__96__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__96__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__95__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__95__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__95__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__94__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__94__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__94__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__93__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__93__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__93__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__92__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__92__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__92__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x8000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__91__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__91__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__91__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x4000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__90__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__90__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__90__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x2000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__89__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__89__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__89__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x1000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__88__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__88__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__88__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x800000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__87__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__87__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__87__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x400000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__86__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__86__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__86__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x200000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__85__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__85__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__85__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x100000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__84__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__84__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__84__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__83__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__83__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__83__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__82__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__82__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__82__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__81__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__81__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__81__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__80__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__80__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__80__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__79__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__79__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__79__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x4000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__78__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__78__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__78__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x2000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__77__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__77__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__77__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x1000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__76__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__76__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__76__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__75__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__75__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__75__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x400U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__74__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__74__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__74__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__73__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__73__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__73__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x100U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__72__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__72__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__72__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__71__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__71__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__71__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__70__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__70__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__70__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__69__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__69__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__69__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__68__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__68__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__68__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((8U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__67__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__67__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__67__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((4U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__66__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__66__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__66__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__65__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__65__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__65__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[2U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[2U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__64__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__64__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__64__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__63__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__63__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__63__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__62__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__62__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__62__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__61__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__61__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__61__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__60__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__60__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__60__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x8000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__59__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__59__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__59__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x4000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__58__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__58__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__58__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x2000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__57__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__57__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__57__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x1000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__56__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__56__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__56__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x800000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__55__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__55__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__55__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x400000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__54__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__54__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__54__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x200000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__53__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__53__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__53__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x100000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__52__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__52__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__52__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__51__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__51__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__51__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__50__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__50__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__50__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__49__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__49__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__49__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__48__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__48__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__48__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__47__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__47__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__47__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x4000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__46__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__46__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__46__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x2000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__45__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__45__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__45__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x1000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__44__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__44__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__44__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__43__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__43__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__43__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x400U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__42__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__42__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__42__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__41__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__41__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__41__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x100U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__40__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__40__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__40__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__39__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__39__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__39__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__38__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__38__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__38__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__37__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__37__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__37__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__36__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__36__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__36__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((8U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__35__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__35__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__35__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((4U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__34__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__34__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__34__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__33__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__33__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__33__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[1U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[1U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__32__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__32__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__32__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__31__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__31__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__31__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__30__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__30__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__30__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__29__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__29__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__29__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                            | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__28__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__28__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__28__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x8000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__27__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__27__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__27__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x4000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__26__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__26__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__26__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x2000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__25__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__25__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__25__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x1000000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                           | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__24__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__24__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__24__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x800000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__23__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__23__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__23__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x400000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__22__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__22__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__22__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x200000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__21__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__21__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__21__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x100000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                          | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__20__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__20__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__20__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__19__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__19__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__19__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__18__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__18__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__18__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__17__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__17__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__17__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                         | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__16__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__16__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__16__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x8000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__15__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__15__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__15__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x4000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__14__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__14__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__14__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x2000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__13__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__13__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__13__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x1000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                        | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__12__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__12__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__12__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__11__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__11__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__11__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x400U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__10__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__10__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__10__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__9__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__9__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__9__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x100U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                       | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__8__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__8__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__8__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x80U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__7__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__7__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__7__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x40U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__6__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__6__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__6__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__5__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__5__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__5__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                      | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__4__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__4__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__4__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((8U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__3__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__3__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__3__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((4U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__2__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__2__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__2__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((2U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__1__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__1__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__1__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_events[0U] 
                   | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__s_ack[0U]))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__0__KET____DOT__u_soc_event_queue__DOT__r_event_count 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__0__KET____DOT__u_soc_event_queue__DOT__s_event_count;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__genblk1__BRA__0__KET____DOT__u_soc_event_queue__DOT__r_event_count = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__rfw_stm_cs 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__rfw_stm_ns;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 0xfU)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 0xeU)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 0xdU)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 0xcU)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 0xbU)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 0xaU)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 9U)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 8U)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 7U)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 6U)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 5U)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 4U)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 3U)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 2U)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge) 
                                       >> 1U)));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg 
            = ((2U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg) 
                      << 1U)) | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_edge)));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrwf_INST__DOT__rfw_stm_cs = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__15__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__14__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__13__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__12__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__11__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__10__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__9__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__8__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__7__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__6__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__5__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__4__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__3__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__2__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__1__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__event_wedge_edge__BRA__0__KET____DOT__i_wedge_efpga__DOT__i_pulp_sync__DOT__r_reg = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_rise 
            = ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_in)) 
               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_sync1);
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_fall 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_in) 
               & (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_sync1));
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_in 
            = (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_sync1));
    } else {
        vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_gpio__DOT__r_gpio_in = 0ULL;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                      >> 2U)))) {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_wr_addr))) {
                if ((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_wr_addr))) {
                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_wr_addr))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_cmp_evt 
                            = ((0xffffff00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_cmp_evt) 
                               | (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[2U]));
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_cmp_evt 
                            = ((0xffff00ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_cmp_evt) 
                               | (0xff00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[2U]));
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_cmp_evt 
                            = ((0xff00ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_cmp_evt) 
                               | (0xff0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[2U]));
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_cmp_evt 
                            = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_cmp_evt) 
                               | (0xff000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[2U]));
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_cmp_evt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__s_periph_valid) 
                   & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite) 
                      >> 2U)))) {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_wr_addr))) {
                if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__s_wr_addr))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_rst 
                        = (0x1ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[2U]);
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_udma_ctrl__DOT__r_rst = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x30 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset)
            ? (0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb_reg_write_enable) 
                         & (0xc0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_waddr)))
                         ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_wdata
                         : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x30)))
            : 0U);
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb_reg_write_enable) 
             & (2U == (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_waddr) 
                                >> 2U))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x02 
                = (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_wdata);
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x02 = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb_reg_write_enable) 
             & (0x12U == (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_waddr) 
                                   >> 2U))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x12 
                = (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_wdata);
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x12 = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb_reg_write_enable) 
             & (0x148U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_waddr)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52 
                = (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_wdata);
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x52 = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb_reg_write_enable) 
             & (0x144U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_waddr)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x51 
                = (7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_wdata);
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x51 = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__apb_reg_write_enable) 
             & (0x14cU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_waddr)))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53 
                = (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__apb_slave_interface_i0__DOT__apb_reg_wdata);
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_registers_i0__DOT__reg_0x53 = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll3_lock_sync 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll3_lock_sync0) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__apb_fll_if_i__PREADY))) 
              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll1_lock_sync 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll1_lock_sync0) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__apb_fll_if_i__PREADY))) 
              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll2_lock_sync 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_fll_if_i__DOT__fll2_lock_sync0) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT____Vcellout__apb_fll_if_i__PREADY))) 
              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)));
    vlTOPp->__Vdly__core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__bit_rcvd 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) 
           & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__scl_cs) 
               & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__scl_ls)))
               ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__sda_cs)
               : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_i2cs__DOT__i2c_peripheral_interface_i0__DOT__bit_rcvd)));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if (((((((((0x2aU == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                       | (0x32U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x30U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x31U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x33U == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x37U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x34U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x38U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))))) {
                                if ((0x2aU != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x32U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x30U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_rst 
                                                = (1U 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                      >> 3U));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_rst = 0U;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_rst = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if (((((((((0x14U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))) 
                               | (0x18U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x15U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x19U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                            | (0x16U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                           | (0x1aU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                          | (0x22U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                         | (0x20U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                        if ((0x14U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                            if ((0x18U != (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                if ((0x15U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x19U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x16U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x1aU 
                                                 != 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                if (
                                                    (0x22U 
                                                     != 
                                                     (0xffU 
                                                      & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                          << 0x1eU) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                            >> 2U))))) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_rst 
                                                        = 
                                                        (1U 
                                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                            >> 3U));
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_rst = 0U;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_rst = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if (((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                           >> 2U)))) 
                       | (0U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                           << 0x1eU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                             >> 2U))))) 
                      | (1U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) 
                     | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                           >> 2U))))) 
                    | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                        << 0x1eU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                        >> 2U))))) 
                   | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                       << 0x1eU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                       >> 2U))))) | 
                  (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                 | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                     << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                if ((2U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                      << 0x1eU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                    if ((0U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_rst 
                            = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                     >> 3U));
                    }
                }
            }
        } else {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_rst = 0U;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_rst = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if (((((((((9U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))) 
                           | (6U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (0xaU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                         | (0x12U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                        | (0x10U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                       | (0x11U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                      | (0x13U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                     | (0x17U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                            << 0x1eU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                              >> 2U)))))) {
                    if ((9U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        if ((6U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                            if ((0xaU != (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) {
                                if ((0x12U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x10U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_rst 
                                            = (1U & 
                                               (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                >> 3U));
                                    }
                                }
                            }
                        }
                    }
                }
            }
        } else {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_rst = 0U;
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_rst = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((0U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    >> 2U)))) 
                                | (1U == (0x3fU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      >> 2U))))) 
                               | (2U == (0x3fU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     >> 2U))))) 
                              | (3U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    >> 2U))))) 
                             | (4U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   >> 2U))))) 
                            | (5U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  >> 2U))))) 
                           | (6U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 >> 2U))))) 
                          | (7U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((8U == (0x3fU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                >> 2U)))) 
                                    | (9U == (0x3fU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0x3fU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     >> 2U))))) 
                                  | (0xbU == (0x3fU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    >> 2U))))) 
                                 | (0xcU == (0x3fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   >> 2U))))) 
                                | (0xdU == (0x3fU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                >> 2U))))) 
                               | (0xeU == (0x3fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               >> 2U))))) 
                              | (0xfU == (0x3fU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x10U == (0x3fU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                         >> 2U)))) 
                                        | (0x11U == 
                                           (0x3fU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                >> 2U))))) 
                                       | (0x12U == 
                                          (0x3fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               >> 2U))))) 
                                      | (0x13U == (0x3fU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                         >> 2U))))) 
                                     | (0x14U == (0x3fU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                        >> 2U))))) 
                                    | (0x15U == (0x3fU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       >> 2U))))) 
                                   | (0x16U == (0x3fU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      >> 2U))))) 
                                  | (0x17U == (0x3fU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     >> 2U)))))))) {
                        if ((0x18U != (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   >> 2U))))) {
                            if ((0x22U != (0x3fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               >> 2U))))) {
                                if ((0x21U == (0x3fU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     >> 2U))))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_timer_sel_hi 
                                        = (0xffU & 
                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U]);
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_timer_sel_hi = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x20U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((0U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    >> 2U)))) 
                                | (1U == (0x3fU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      >> 2U))))) 
                               | (2U == (0x3fU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     >> 2U))))) 
                              | (3U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    >> 2U))))) 
                             | (4U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   >> 2U))))) 
                            | (5U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  >> 2U))))) 
                           | (6U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 >> 2U))))) 
                          | (7U == (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((8U == (0x3fU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                >> 2U)))) 
                                    | (9U == (0x3fU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0x3fU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     >> 2U))))) 
                                  | (0xbU == (0x3fU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    >> 2U))))) 
                                 | (0xcU == (0x3fU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   >> 2U))))) 
                                | (0xdU == (0x3fU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                >> 2U))))) 
                               | (0xeU == (0x3fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               >> 2U))))) 
                              | (0xfU == (0x3fU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x10U == (0x3fU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                         >> 2U)))) 
                                        | (0x11U == 
                                           (0x3fU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                >> 2U))))) 
                                       | (0x12U == 
                                          (0x3fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               >> 2U))))) 
                                      | (0x13U == (0x3fU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                         >> 2U))))) 
                                     | (0x14U == (0x3fU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                        >> 2U))))) 
                                    | (0x15U == (0x3fU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       >> 2U))))) 
                                   | (0x16U == (0x3fU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      >> 2U))))) 
                                  | (0x17U == (0x3fU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     >> 2U)))))))) {
                        if ((0x18U != (0x3fU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   >> 2U))))) {
                            if ((0x22U == (0x3fU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[6U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               >> 2U))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_timer_sel_lo 
                                    = (0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U]);
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__u_evnt_gen__DOT__r_timer_sel_lo = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if ((1U & (~ ((((((((0x2aU 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                                | (0x32U 
                                                   == 
                                                   (0xffU 
                                                    & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                        << 0x1eU) 
                                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                          >> 2U))))) 
                                               | (0x30U 
                                                  == 
                                                  (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                              | (0x31U 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                             | (0x33U 
                                                == 
                                                (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                            | (0x37U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x34U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x38U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))))))) {
                                if ((0x35U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x39U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x36U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x3aU 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch3_flt 
                                                    = 
                                                    (3U 
                                                     & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                         << 0x10U) 
                                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                           >> 0x10U)));
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch3_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if ((1U & (~ ((((((((0x2aU 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                                | (0x32U 
                                                   == 
                                                   (0xffU 
                                                    & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                        << 0x1eU) 
                                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                          >> 2U))))) 
                                               | (0x30U 
                                                  == 
                                                  (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                              | (0x31U 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                             | (0x33U 
                                                == 
                                                (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                            | (0x37U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x34U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x38U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))))))) {
                                if ((0x35U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x39U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x36U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x3aU 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch3_lut 
                                                    = 
                                                    (0xffffU 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch3_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if ((1U & (~ ((((((((0x2aU 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                                | (0x32U 
                                                   == 
                                                   (0xffU 
                                                    & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                        << 0x1eU) 
                                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                          >> 2U))))) 
                                               | (0x30U 
                                                  == 
                                                  (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                              | (0x31U 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                             | (0x33U 
                                                == 
                                                (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                            | (0x37U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x34U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x38U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))))))) {
                                if ((0x35U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x39U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch2_flt 
                                            = (3U & 
                                               ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                 << 0x10U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                   >> 0x10U)));
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch2_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if ((1U & (~ ((((((((0x2aU 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                                | (0x32U 
                                                   == 
                                                   (0xffU 
                                                    & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                        << 0x1eU) 
                                                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                          >> 2U))))) 
                                               | (0x30U 
                                                  == 
                                                  (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                              | (0x31U 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                             | (0x33U 
                                                == 
                                                (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                            | (0x37U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x34U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x38U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))))))) {
                                if ((0x35U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x39U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch2_lut 
                                            = (0xffffU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch2_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if (((((((((0x2aU == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                       | (0x32U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x30U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x31U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x33U == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x37U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x34U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x38U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))))) {
                                if ((0x2aU != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x32U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x30U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x31U 
                                                 != 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                if (
                                                    (0x33U 
                                                     != 
                                                     (0xffU 
                                                      & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                          << 0x1eU) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                            >> 2U))))) {
                                                    if (
                                                        (0x37U 
                                                         != 
                                                         (0xffU 
                                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                              << 0x1eU) 
                                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                                >> 2U))))) {
                                                        if (
                                                            (0x34U 
                                                             != 
                                                             (0xffU 
                                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                                  << 0x1eU) 
                                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                                    >> 2U))))) {
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch1_flt 
                                                                = 
                                                                (3U 
                                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                                     << 0x10U) 
                                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                                       >> 0x10U)));
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch1_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if (((((((((0x2aU == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                       | (0x32U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x30U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x31U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x33U == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x37U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x34U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x38U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))))) {
                                if ((0x2aU != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x32U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x30U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x31U 
                                                 != 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                if (
                                                    (0x33U 
                                                     != 
                                                     (0xffU 
                                                      & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                          << 0x1eU) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                            >> 2U))))) {
                                                    if (
                                                        (0x37U 
                                                         != 
                                                         (0xffU 
                                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                              << 0x1eU) 
                                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                                >> 2U))))) {
                                                        if (
                                                            (0x34U 
                                                             != 
                                                             (0xffU 
                                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                                  << 0x1eU) 
                                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                                    >> 2U))))) {
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch1_lut 
                                                                = 
                                                                (0xffffU 
                                                                 & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch1_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if (((((((((0x2aU == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                       | (0x32U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x30U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x31U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x33U == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x37U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x34U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x38U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))))) {
                                if ((0x2aU != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x32U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x30U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x31U 
                                                 != 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                if (
                                                    (0x33U 
                                                     != 
                                                     (0xffU 
                                                      & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                          << 0x1eU) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                            >> 2U))))) {
                                                    if (
                                                        (0x37U 
                                                         == 
                                                         (0xffU 
                                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                              << 0x1eU) 
                                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                                >> 2U))))) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch0_flt 
                                                            = 
                                                            (3U 
                                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                                 << 0x10U) 
                                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                                   >> 0x10U)));
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch0_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if (((((((((0x2aU == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                       | (0x32U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x30U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x31U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x33U == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x37U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x34U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x38U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))))) {
                                if ((0x2aU != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x32U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x30U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x31U 
                                                 != 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                if (
                                                    (0x33U 
                                                     != 
                                                     (0xffU 
                                                      & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                          << 0x1eU) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                            >> 2U))))) {
                                                    if (
                                                        (0x37U 
                                                         == 
                                                         (0xffU 
                                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                              << 0x1eU) 
                                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                                >> 2U))))) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch0_lut 
                                                            = 
                                                            (0xffffU 
                                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_ch0_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if (((((((((0x2aU == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                       | (0x32U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x30U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x31U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x33U == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x37U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x34U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x38U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))))) {
                                if ((0x2aU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch3_flt 
                                        = (3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                    >> 0x10U)));
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch3_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if (((((((((0x21U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                   | (0x23U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x27U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x24U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x28U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x25U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x29U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x26U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))))) {
                            if ((0x21U != (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                if ((0x23U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x27U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x24U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x28U 
                                                 != 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                if (
                                                    (0x25U 
                                                     != 
                                                     (0xffU 
                                                      & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                          << 0x1eU) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                            >> 2U))))) {
                                                    if (
                                                        (0x29U 
                                                         == 
                                                         (0xffU 
                                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                              << 0x1eU) 
                                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                                >> 2U))))) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch2_flt 
                                                            = 
                                                            (3U 
                                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                                 << 0x10U) 
                                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                                   >> 0x10U)));
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch2_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if (((((((((0x21U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                   | (0x23U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x27U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x24U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x28U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x25U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x29U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x26U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))))) {
                            if ((0x21U != (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                if ((0x23U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x27U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x24U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x28U 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch1_flt 
                                                    = 
                                                    (3U 
                                                     & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                         << 0x10U) 
                                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                           >> 0x10U)));
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch1_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if (((((((((0x21U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                   | (0x23U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x27U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x24U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x28U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x25U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x29U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x26U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))))) {
                            if ((0x21U != (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                if ((0x23U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x27U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch0_flt 
                                            = (3U & 
                                               ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                 << 0x10U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                   >> 0x10U)));
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch0_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if (((((((((0x21U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                   | (0x23U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x27U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x24U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x28U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x25U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x29U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x26U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))))) {
                            if ((0x21U != (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                if ((0x23U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x27U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch0_lut 
                                            = (0xffffU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch0_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if (((((((((9U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))) 
                           | (6U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (0xaU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                         | (0x12U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                        | (0x10U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                       | (0x11U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                      | (0x13U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                     | (0x17U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                            << 0x1eU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                              >> 2U)))))) {
                    if ((9U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        if ((6U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                            if ((0xaU == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch3_flt 
                                    = (3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                              << 0x10U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                >> 0x10U)));
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch3_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if (((((((((9U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))) 
                           | (6U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (0xaU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                         | (0x12U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                        | (0x10U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                       | (0x11U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                      | (0x13U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                     | (0x17U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                            << 0x1eU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                              >> 2U)))))) {
                    if ((9U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        if ((6U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                            if ((0xaU == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch3_lut 
                                    = (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch3_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if (((((((((9U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))) 
                           | (6U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (0xaU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                         | (0x12U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                        | (0x10U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                       | (0x11U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                      | (0x13U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                     | (0x17U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                            << 0x1eU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                              >> 2U)))))) {
                    if ((9U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch2_flt 
                            = (3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                      << 0x10U) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                   >> 0x10U)));
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch2_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if (((((((((9U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))) 
                           | (6U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (0xaU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                         | (0x12U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                        | (0x10U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                       | (0x11U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                      | (0x13U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                     | (0x17U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                            << 0x1eU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                              >> 2U)))))) {
                    if ((9U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch2_lut 
                            = (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch2_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if (((((((((0x14U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))) 
                               | (0x18U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x15U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x19U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                            | (0x16U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                           | (0x1aU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                          | (0x22U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                         | (0x20U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                        if ((0x14U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                            if ((0x18U != (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                if ((0x15U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch2_flt 
                                            = (3U & 
                                               ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                 << 0x10U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                   >> 0x10U)));
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch2_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if (((((((((0x21U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                   | (0x23U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x27U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x24U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x28U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x25U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x29U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x26U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))))) {
                            if ((0x21U != (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                if ((0x23U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x27U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x24U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x28U 
                                                 != 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                if (
                                                    (0x25U 
                                                     != 
                                                     (0xffU 
                                                      & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                          << 0x1eU) 
                                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                            >> 2U))))) {
                                                    if (
                                                        (0x29U 
                                                         == 
                                                         (0xffU 
                                                          & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                              << 0x1eU) 
                                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                                >> 2U))))) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch2_lut 
                                                            = 
                                                            (0xffffU 
                                                             & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch2_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if (((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                           >> 2U)))) 
                       | (0U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                           << 0x1eU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                             >> 2U))))) 
                      | (1U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) 
                     | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                           >> 2U))))) 
                    | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                        << 0x1eU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                        >> 2U))))) 
                   | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                       << 0x1eU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                       >> 2U))))) | 
                  (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                 | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                     << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                if ((2U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                      << 0x1eU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                    if ((0U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        if ((1U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                            if ((3U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) {
                                if ((7U != (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                                    if ((4U != (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) {
                                        if ((8U == 
                                             (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch1_flt 
                                                = (3U 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                       << 0x10U) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                         >> 0x10U)));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch1_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if (((((((((0x14U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))) 
                               | (0x18U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x15U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x19U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                            | (0x16U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                           | (0x1aU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                          | (0x22U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                         | (0x20U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                        if ((0x14U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                            if ((0x18U != (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                if ((0x15U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch2_lut 
                                            = (0xffffU 
                                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch2_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if (((((((((0x21U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                   | (0x23U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x27U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x24U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x28U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x25U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x29U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x26U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))))) {
                            if ((0x21U != (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                if ((0x23U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x27U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x24U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x28U 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch1_lut 
                                                    = 
                                                    (0xffffU 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch1_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if (((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                           >> 2U)))) 
                       | (0U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                           << 0x1eU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                             >> 2U))))) 
                      | (1U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) 
                     | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                           >> 2U))))) 
                    | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                        << 0x1eU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                        >> 2U))))) 
                   | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                       << 0x1eU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                       >> 2U))))) | 
                  (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                 | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                     << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                if ((2U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                      << 0x1eU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                    if ((0U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        if ((1U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                            if ((3U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) {
                                if ((7U != (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                                    if ((4U != (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) {
                                        if ((8U == 
                                             (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch1_lut 
                                                = (0xffffU 
                                                   & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch1_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if (((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                           >> 2U)))) 
                       | (0U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                           << 0x1eU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                             >> 2U))))) 
                      | (1U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) 
                     | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                           >> 2U))))) 
                    | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                        << 0x1eU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                        >> 2U))))) 
                   | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                       << 0x1eU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                       >> 2U))))) | 
                  (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                 | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                     << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                if ((2U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                      << 0x1eU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                    if ((0U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        if ((1U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                            if ((3U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) {
                                if ((7U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch0_lut 
                                        = (0xffffU 
                                           & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch0_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if (((((((((0x2aU == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                       | (0x32U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x30U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x31U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x33U == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x37U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x34U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x38U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))))) {
                                if ((0x2aU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch3_lut 
                                        = (0xffffU 
                                           & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_ch3_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if (((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                           >> 2U)))) 
                       | (0U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                           << 0x1eU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                             >> 2U))))) 
                      | (1U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) 
                     | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                           >> 2U))))) 
                    | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                        << 0x1eU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                        >> 2U))))) 
                   | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                       << 0x1eU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                       >> 2U))))) | 
                  (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                 | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                     << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                if ((2U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                      << 0x1eU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                    if ((0U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        if ((1U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                            if ((3U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) {
                                if ((7U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch0_flt 
                                        = (3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                  << 0x10U) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                    >> 0x10U)));
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_ch0_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if (((((((((9U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))) 
                           | (6U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (0xaU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                         | (0x12U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                        | (0x10U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                       | (0x11U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                      | (0x13U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                     | (0x17U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                            << 0x1eU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                              >> 2U)))))) {
                    if ((9U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        if ((6U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                            if ((0xaU != (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) {
                                if ((0x12U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x10U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x11U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x13U 
                                                 != 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch0_lut 
                                                    = 
                                                    (0xffffU 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch0_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if (((((((((9U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))) 
                           | (6U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (0xaU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                         | (0x12U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                        | (0x10U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                       | (0x11U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                      | (0x13U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                     | (0x17U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                            << 0x1eU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                              >> 2U)))))) {
                    if ((9U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        if ((6U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                            if ((0xaU != (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) {
                                if ((0x12U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x10U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x11U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x13U 
                                                 != 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch0_flt 
                                                    = 
                                                    (3U 
                                                     & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                         << 0x10U) 
                                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                           >> 0x10U)));
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch0_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if (((((((((0x14U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))) 
                               | (0x18U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x15U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x19U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                            | (0x16U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                           | (0x1aU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                          | (0x22U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                         | (0x20U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                        if ((0x14U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                            if ((0x18U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch1_lut 
                                    = (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch1_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if (((((((((0x14U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))) 
                               | (0x18U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x15U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x19U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                            | (0x16U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                           | (0x1aU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                          | (0x22U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                         | (0x20U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                        if ((0x14U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                            if ((0x18U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch1_flt 
                                    = (3U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                              << 0x10U) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                >> 0x10U)));
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch1_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if (((((((((0x14U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))) 
                               | (0x18U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x15U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x19U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                            | (0x16U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                           | (0x1aU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                          | (0x22U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                         | (0x20U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                        if ((0x14U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                            if ((0x18U != (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                if ((0x15U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x19U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x16U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x1aU 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch3_lut 
                                                    = 
                                                    (0xffffU 
                                                     & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U]);
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch3_lut = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if (((((((((0x14U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))) 
                               | (0x18U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x15U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x19U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                            | (0x16U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                           | (0x1aU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                          | (0x22U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                         | (0x20U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                        if ((0x14U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                            if ((0x18U != (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                if ((0x15U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x19U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x16U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x1aU 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch3_flt 
                                                    = 
                                                    (3U 
                                                     & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[5U] 
                                                         << 0x10U) 
                                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                           >> 0x10U)));
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_ch3_flt = 0U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if (((((((((0x2aU == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                       | (0x32U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x30U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x31U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x33U == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x37U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x34U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x38U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))))) {
                                if ((0x2aU != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x32U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x30U 
                                             != (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            if ((0x31U 
                                                 == 
                                                 (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_saw 
                                                    = 
                                                    (1U 
                                                     & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                        >> 0xcU));
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_saw = 1U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if (((((((((0x21U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                   | (0x23U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x27U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x24U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x28U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x25U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x29U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                             | (0x26U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U)))))) {
                            if ((0x21U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_saw 
                                    = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                             >> 0xcU));
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer2_saw = 1U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if (((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                           >> 2U)))) 
                       | (0U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                           << 0x1eU) 
                                          | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                             >> 2U))))) 
                      | (1U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) 
                     | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                         << 0x1eU) 
                                        | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                           >> 2U))))) 
                    | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                        << 0x1eU) | 
                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                        >> 2U))))) 
                   | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                       << 0x1eU) | 
                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                       >> 2U))))) | 
                  (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                    << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                 | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                     << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U)))))) {
                if ((2U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                      << 0x1eU) | (
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) {
                    if ((0U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        if ((1U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_saw 
                                = (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                         >> 0xcU));
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer0_saw = 1U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if (((((((((9U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))) 
                           | (6U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (0xaU == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                         | (0x12U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                        | (0x10U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                       | (0x11U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                      | (0x13U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                     | (0x17U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                            << 0x1eU) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                              >> 2U)))))) {
                    if ((9U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                          << 0x1eU) 
                                         | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                            >> 2U))))) {
                        if ((6U != (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) {
                            if ((0xaU != (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) {
                                if ((0x12U != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x10U != (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        if ((0x11U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_saw 
                                                = (1U 
                                                   & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U] 
                                                      >> 0xcU));
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer1_saw = 1U;
    }
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__apb_reset) {
        if ((0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__psel) 
                       & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__penable)) 
                      & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT__pwrite)))) {
            if ((1U & (~ ((((((((2U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))) 
                                | (0U == (0xffU & (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                               | (1U == (0xffU & ((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                              | (3U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                             | (7U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                            | (4U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                << 0x1eU) 
                                               | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                  >> 2U))))) 
                           | (8U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                               << 0x1eU) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                 >> 2U))))) 
                          | (5U == (0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))))))) {
                if ((1U & (~ ((((((((9U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U)))) 
                                    | (6U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                   | (0xaU == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                  | (0x12U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x10U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U))))) 
                                | (0x11U == (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                               | (0x13U == (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                              | (0x17U == (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U)))))))) {
                    if ((1U & (~ ((((((((0x14U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))) 
                                        | (0x18U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x15U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x19U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x16U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x1aU == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x22U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x20U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U)))))))) {
                        if ((1U & (~ ((((((((0x21U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U)))) 
                                            | (0x23U 
                                               == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                           | (0x27U 
                                              == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                          | (0x24U 
                                             == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                         | (0x28U == 
                                            (0xffU 
                                             & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                 << 0x1eU) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                   >> 2U))))) 
                                        | (0x25U == 
                                           (0xffU & 
                                            ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                >> 2U))))) 
                                       | (0x29U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x26U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U)))))))) {
                            if (((((((((0x2aU == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U)))) 
                                       | (0x32U == 
                                          (0xffU & 
                                           ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                             << 0x1eU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                               >> 2U))))) 
                                      | (0x30U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) 
                                     | (0x31U == (0xffU 
                                                  & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                      << 0x1eU) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                        >> 2U))))) 
                                    | (0x33U == (0xffU 
                                                 & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                     << 0x1eU) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                       >> 2U))))) 
                                   | (0x37U == (0xffU 
                                                & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                    << 0x1eU) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                      >> 2U))))) 
                                  | (0x34U == (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) 
                                 | (0x38U == (0xffU 
                                              & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                  << 0x1eU) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                    >> 2U)))))) {
                                if ((0x2aU != (0xffU 
                                               & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                   << 0x1eU) 
                                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                     >> 2U))))) {
                                    if ((0x32U == (0xffU 
                                                   & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[5U] 
                                                       << 0x1eU) 
                                                      | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__paddr_o[4U] 
                                                         >> 2U))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_th 
                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__periph_bus_i__DOT__apb_node_wrap_i__DOT____Vcellout__apb_node_i__pwdata_o[4U];
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_apb_adv_timer__DOT__u_apb_if__DOT__r_timer3_th = 0U;
    }
}
