// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.1.259.1
// Netlist written on Mon Sep 23 11:41:59 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lattice radiant/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lattice radiant/ip/pmi/pmi_ice40up.vhd"
// file 2 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/systemverilog.sv"
// file 3 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/button_decoder_bounce.sv"
// file 4 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/seven_seg_decoder.sv"
// file 5 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/syncronizer.sv"
// file 6 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 7 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 8 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 9 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 10 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 11 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 12 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 13 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ib.v"
// file 14 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 15 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 16 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 17 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ob.v"
// file 18 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 19 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 20 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 21 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb.v"
// file 22 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 23 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 24 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/legacy.v"
// file 25 "c:/lattice radiant/ip/common/adder/rtl/lscc_adder.v"
// file 26 "c:/lattice radiant/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 27 "c:/lattice radiant/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 28 "c:/lattice radiant/ip/common/counter/rtl/lscc_cntr.v"
// file 29 "c:/lattice radiant/ip/common/fifo/rtl/lscc_fifo.v"
// file 30 "c:/lattice radiant/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 31 "c:/lattice radiant/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 32 "c:/lattice radiant/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 33 "c:/lattice radiant/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 34 "c:/lattice radiant/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 35 "c:/lattice radiant/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 36 "c:/lattice radiant/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 37 "c:/lattice radiant/ip/common/rom/rtl/lscc_rom.v"
// file 38 "c:/lattice radiant/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 39 "c:/lattice radiant/ip/pmi/pmi_add.v"
// file 40 "c:/lattice radiant/ip/pmi/pmi_addsub.v"
// file 41 "c:/lattice radiant/ip/pmi/pmi_complex_mult.v"
// file 42 "c:/lattice radiant/ip/pmi/pmi_counter.v"
// file 43 "c:/lattice radiant/ip/pmi/pmi_dsp.v"
// file 44 "c:/lattice radiant/ip/pmi/pmi_fifo.v"
// file 45 "c:/lattice radiant/ip/pmi/pmi_fifo_dc.v"
// file 46 "c:/lattice radiant/ip/pmi/pmi_mac.v"
// file 47 "c:/lattice radiant/ip/pmi/pmi_mult.v"
// file 48 "c:/lattice radiant/ip/pmi/pmi_multaddsub.v"
// file 49 "c:/lattice radiant/ip/pmi/pmi_multaddsubsum.v"
// file 50 "c:/lattice radiant/ip/pmi/pmi_ram_dp.v"
// file 51 "c:/lattice radiant/ip/pmi/pmi_ram_dp_be.v"
// file 52 "c:/lattice radiant/ip/pmi/pmi_ram_dq.v"
// file 53 "c:/lattice radiant/ip/pmi/pmi_ram_dq_be.v"
// file 54 "c:/lattice radiant/ip/pmi/pmi_rom.v"
// file 55 "c:/lattice radiant/ip/pmi/pmi_sub.v"

//
// Verilog Description of module SystemVerilog
//

module SystemVerilog (input reset, input [3:0]col, output [3:0]r_sel, 
            output [6:0]seg, output [1:0]osc);
    
    (* is_clock=1, lineinfo="@2(17[7],17[14])" *) wire int_osc;
    
    wire reset_c, col_c_3, col_c_2, col_c_1, col_c_0, r_sel_c_3, 
        r_sel_c_2, r_sel_c_1, r_sel_c_0;
    (* lineinfo="@2(15[13],15[21])" *) wire [3:0]col_sync;
    
    wire VCC_net, GND_net, n154;
    
    VHI i4 (.Z(VCC_net));
    (* lut_function="(!(A))", lineinfo="@2(7[14],7[19])" *) LUT4 i100_1_lut (.A(reset_c), 
            .Z(n154));
    defparam i100_1_lut.INIT = "0x5555";
    (* lineinfo="@2(9[21],9[26])" *) OB \r_sel_pad[3]  (.I(r_sel_c_3), .O(r_sel[3]));
    (* lineinfo="@2(27[13],27[58])" *) syncronizer MOD3 ({col_sync}, int_osc, 
            n154, col_c_2, col_c_1, col_c_3, col_c_0);
    (* lineinfo="@2(9[21],9[26])" *) OB \r_sel_pad[2]  (.I(r_sel_c_2), .O(r_sel[2]));
    (* lineinfo="@2(9[21],9[26])" *) OB \r_sel_pad[1]  (.I(r_sel_c_1), .O(r_sel[1]));
    (* lineinfo="@2(9[21],9[26])" *) OB \r_sel_pad[0]  (.I(r_sel_c_0), .O(r_sel[0]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[6]  (.I(GND_net), .O(seg[6]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[5]  (.I(GND_net), .O(seg[5]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[4]  (.I(GND_net), .O(seg[4]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[3]  (.I(GND_net), .O(seg[3]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[2]  (.I(GND_net), .O(seg[2]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[1]  (.I(GND_net), .O(seg[1]));
    (* lineinfo="@2(10[21],10[24])" *) OB \seg_pad[0]  (.I(VCC_net), .O(seg[0]));
    (* lineinfo="@2(11[21],11[24])" *) OB \osc_pad[1]  (.I(GND_net), .O(osc[1]));
    (* lineinfo="@2(11[21],11[24])" *) OB \osc_pad[0]  (.I(GND_net), .O(osc[0]));
    (* lineinfo="@2(7[14],7[19])" *) IB reset_pad (.I(reset), .O(reset_c));
    (* lineinfo="@2(8[20],8[23])" *) IB \col_pad[3]  (.I(col[3]), .O(col_c_3));
    (* lineinfo="@2(8[20],8[23])" *) IB \col_pad[2]  (.I(col[2]), .O(col_c_2));
    (* lineinfo="@2(8[20],8[23])" *) IB \col_pad[1]  (.I(col[1]), .O(col_c_1));
    (* lineinfo="@2(8[20],8[23])" *) IB \col_pad[0]  (.I(col[0]), .O(col_c_0));
    (* lineinfo="@2(23[23],23[87])" *) button_decoder_bounce MOD1 (int_osc, 
            reset_c, {col_sync}, r_sel_c_3, r_sel_c_1, r_sel_c_0, 
            r_sel_c_2);
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module syncronizer
//

module syncronizer (output [3:0]col_sync, output int_osc, input n154, 
            input col_c_2, input col_c_1, input col_c_3, input col_c_0);
    
    (* is_clock=1, lineinfo="@2(17[7],17[14])" *) wire int_osc;
    (* lineinfo="@5(14[13],14[15])" *) wire [3:0]n1;
    
    wire VCC_net, GND_net;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=58, LSE_LLINE=27, LSE_RLINE=27, lineinfo="@5(17[11],26[4])" *) FD1P3XZ n1__i2 (.D(col_c_2), 
            .SP(VCC_net), .CK(int_osc), .SR(n154), .Q(n1[2]));
    defparam n1__i2.REGSET = "RESET";
    defparam n1__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=58, LSE_LLINE=27, LSE_RLINE=27, lineinfo="@5(17[11],26[4])" *) FD1P3XZ n1__i1 (.D(col_c_1), 
            .SP(VCC_net), .CK(int_osc), .SR(n154), .Q(n1[1]));
    defparam n1__i1.REGSET = "RESET";
    defparam n1__i1.SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=58, LSE_LLINE=27, LSE_RLINE=27, lineinfo="@2(27[13],27[58])" *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), 
            .CLKHFEN(VCC_net), .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), 
            .TRIM6(GND_net), .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), 
            .TRIM2(GND_net), .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(int_osc));
    defparam hf_osc.CLKHF_DIV = "0b01";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=58, LSE_LLINE=27, LSE_RLINE=27, lineinfo="@5(17[11],26[4])" *) FD1P3XZ n1__i3 (.D(col_c_3), 
            .SP(VCC_net), .CK(int_osc), .SR(n154), .Q(n1[3]));
    defparam n1__i3.REGSET = "RESET";
    defparam n1__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=58, LSE_LLINE=27, LSE_RLINE=27, lineinfo="@5(17[11],26[4])" *) FD1P3XZ col_sync__i1 (.D(n1[1]), 
            .SP(VCC_net), .CK(int_osc), .SR(n154), .Q(col_sync[1]));
    defparam col_sync__i1.REGSET = "RESET";
    defparam col_sync__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=58, LSE_LLINE=27, LSE_RLINE=27, lineinfo="@5(17[11],26[4])" *) FD1P3XZ n1__i0 (.D(col_c_0), 
            .SP(VCC_net), .CK(int_osc), .SR(n154), .Q(n1[0]));
    defparam n1__i0.REGSET = "RESET";
    defparam n1__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=58, LSE_LLINE=27, LSE_RLINE=27, lineinfo="@5(17[11],26[4])" *) FD1P3XZ col_sync__i2 (.D(n1[2]), 
            .SP(VCC_net), .CK(int_osc), .SR(n154), .Q(col_sync[2]));
    defparam col_sync__i2.REGSET = "RESET";
    defparam col_sync__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=58, LSE_LLINE=27, LSE_RLINE=27, lineinfo="@5(17[11],26[4])" *) FD1P3XZ col_sync__i3 (.D(n1[3]), 
            .SP(VCC_net), .CK(int_osc), .SR(n154), .Q(col_sync[3]));
    defparam col_sync__i3.REGSET = "RESET";
    defparam col_sync__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=13, LSE_RCOL=58, LSE_LLINE=27, LSE_RLINE=27, lineinfo="@5(17[11],26[4])" *) FD1P3XZ col_sync__i0 (.D(n1[0]), 
            .SP(VCC_net), .CK(int_osc), .SR(n154), .Q(col_sync[0]));
    defparam col_sync__i0.REGSET = "RESET";
    defparam col_sync__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    VLO i3 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module button_decoder_bounce
//

module button_decoder_bounce (input int_osc, input reset_c, input [3:0]col_sync, 
            output r_sel_c_3, output r_sel_c_1, output r_sel_c_0, output r_sel_c_2);
    
    (* is_clock=1, lineinfo="@2(17[7],17[14])" *) wire int_osc;
    
    wire n159;
    (* lineinfo="@3(19[14],19[19])" *) wire [4:0]state;
    
    wire n14, n467, n17, n20;
    (* lineinfo="@3(19[21],19[30])" *) wire [4:0]nextstate;
    
    wire n221, n155, n158, n110, n156, n16, n8, n527, n6, 
        n15, n157, n219, n266, n14_adj_31, n15_adj_32, n17_adj_33, 
        n15_adj_34, n18, VCC_net, GND_net;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=87, LSE_LLINE=23, LSE_RLINE=23, lineinfo="@3(45[12],47[29])" *) FD1P3XZ state__i3 (.D(n158), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(state[3]));
    defparam state__i3.REGSET = "RESET";
    defparam state__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))", lineinfo="@3(51[2],88[10])" *) LUT4 i38_4_lut (.A(n14), 
            .B(n467), .C(state[3]), .D(state[1]), .Z(n17));
    defparam i38_4_lut.INIT = "0x3a0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(51[2],88[10])" *) LUT4 i37_3_lut (.A(n17), 
            .B(n20), .C(state[4]), .Z(nextstate[1]));
    defparam i37_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i157_2_lut (.A(state[3]), .B(state[2]), 
            .Z(n221));
    defparam i157_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(45[12],47[29])" *) LUT4 i101_2_lut (.A(reset_c), 
            .B(nextstate[0]), .Z(n155));
    defparam i101_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@3(45[12],47[29])" *) LUT4 i104_2_lut (.A(reset_c), 
            .B(nextstate[3]), .Z(n158));
    defparam i104_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))", lineinfo="@3(52[3],88[10])" *) LUT4 i58_2_lut (.A(state[2]), 
            .B(state[3]), .Z(n110));
    defparam i58_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))", lineinfo="@3(45[12],47[29])" *) LUT4 i102_2_lut (.A(reset_c), 
            .B(nextstate[1]), .Z(n156));
    defparam i102_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=87, LSE_LLINE=23, LSE_RLINE=23, lineinfo="@3(45[12],47[29])" *) FD1P3XZ state__i2 (.D(n157), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(state[2]));
    defparam state__i2.REGSET = "RESET";
    defparam state__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@3(56[12],56[21])" *) LUT4 i3_4_lut (.A(col_sync[0]), 
            .B(col_sync[2]), .C(col_sync[1]), .D(col_sync[3]), .Z(n16));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i3_4_lut_4_lut (.A(state[1]), 
            .B(state[4]), .C(n221), .D(state[0]), .Z(r_sel_c_3));
    defparam i3_4_lut_4_lut.INIT = "0x0200";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))", lineinfo="@3(51[2],88[10])" *) LUT4 i21_4_lut (.A(n110), 
            .B(n8), .C(state[4]), .D(state[1]), .Z(nextstate[4]));
    defparam i21_4_lut.INIT = "0xc5c0";
    (* lut_function="(A (B))", lineinfo="@3(45[12],47[29])" *) LUT4 i105_2_lut (.A(reset_c), 
            .B(nextstate[4]), .Z(n159));
    defparam i105_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@3(52[3],88[10])" *) LUT4 i429_2_lut (.A(n16), 
            .B(state[1]), .Z(n527));
    defparam i429_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A (B+!(C))))", lineinfo="@3(51[2],88[10])" *) LUT4 i14_4_lut (.A(n527), 
            .B(nextstate[0]), .C(n110), .D(state[0]), .Z(n6));
    defparam i14_4_lut.INIT = "0x3a30";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C+(D)))+!A !(C (D))))", lineinfo="@3(52[3],88[10])" *) LUT4 mux_8_Mux_1_i15_4_lut (.A(state[2]), 
            .B(n527), .C(state[3]), .D(state[0]), .Z(n15));
    defparam mux_8_Mux_1_i15_4_lut.INIT = "0x7aa0";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@3(51[2],88[10])" *) LUT4 i199_3_lut (.A(n15), 
            .B(n6), .C(state[4]), .Z(nextstate[0]));
    defparam i199_3_lut.INIT = "0x3a3a";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=87, LSE_LLINE=23, LSE_RLINE=23, lineinfo="@3(45[12],47[29])" *) FD1P3XZ state__i1 (.D(n156), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(state[1]));
    defparam state__i1.REGSET = "RESET";
    defparam state__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=87, LSE_LLINE=23, LSE_RLINE=23, lineinfo="@3(45[12],47[29])" *) FD1P3XZ state__i0 (.D(n155), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(state[0]));
    defparam state__i0.REGSET = "RESET";
    defparam state__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i155_2_lut (.A(state[4]), .B(state[1]), 
            .Z(n219));
    defparam i155_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B ((D)+!C)+!B (C (D)))+!A (C (D)))" *) LUT4 i202_3_lut_4_lut (.A(state[0]), 
            .B(n16), .C(n110), .D(nextstate[2]), .Z(n266));
    defparam i202_3_lut_4_lut.INIT = "0xf808";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut (.A(state[0]), .B(n16), 
            .C(state[2]), .Z(n467));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@3(52[3],88[10])" *) LUT4 mux_8_Mux_4_i14_3_lut (.A(n16), 
            .B(state[0]), .C(state[2]), .Z(n14_adj_31));
    defparam mux_8_Mux_4_i14_3_lut.INIT = "0x3a3a";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B+!(C)))", lineinfo="@3(52[3],88[10])" *) LUT4 mux_8_Mux_4_i15_4_lut (.A(state[1]), 
            .B(n14_adj_31), .C(state[3]), .D(state[2]), .Z(n15_adj_32));
    defparam mux_8_Mux_4_i15_4_lut.INIT = "0xcfc5";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))", lineinfo="@3(51[2],88[10])" *) LUT4 i11_4_lut (.A(n15_adj_32), 
            .B(nextstate[3]), .C(state[4]), .D(n110), .Z(nextstate[3]));
    defparam i11_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B (C (D)))+!A (B (C (D)+!C !(D))+!B !(C+(D))))", lineinfo="@3(52[3],88[10])" *) LUT4 mux_8_Mux_3_i15_4_lut (.A(state[1]), 
            .B(n17_adj_33), .C(state[3]), .D(state[2]), .Z(n15_adj_34));
    defparam mux_8_Mux_3_i15_4_lut.INIT = "0xc005";
    (* lut_function="(!((B (C+(D))+!B (D))+!A))", lineinfo="@3(93[11],97[12])" *) LUT4 i154_4_lut_3_lut_4_lut (.A(state[0]), 
            .B(state[3]), .C(state[2]), .D(n219), .Z(r_sel_c_1));
    defparam i154_4_lut_3_lut_4_lut.INIT = "0x002a";
    (* lut_function="(A (B))", lineinfo="@3(45[12],47[29])" *) LUT4 i103_2_lut (.A(reset_c), 
            .B(nextstate[2]), .Z(n157));
    defparam i103_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(51[2],88[10])" *) LUT4 i203_3_lut (.A(n15_adj_34), 
            .B(n266), .C(state[4]), .Z(nextstate[2]));
    defparam i203_3_lut.INIT = "0xcaca";
    (* lut_function="(A+!(B))", lineinfo="@3(52[3],88[10])" *) LUT4 i188_2_lut (.A(n16), 
            .B(state[0]), .Z(n17_adj_33));
    defparam i188_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C))+!A (C))", lineinfo="@3(52[3],88[10])" *) LUT4 mux_8_Mux_2_i18_3_lut_3_lut (.A(state[0]), 
            .B(n16), .C(state[1]), .Z(n18));
    defparam mux_8_Mux_2_i18_3_lut_3_lut.INIT = "0xdada";
    (* lut_function="(A (B (C+(D)))+!A (B+!(C+(D))))", lineinfo="@3(51[2],88[10])" *) LUT4 i22_4_lut (.A(state[0]), 
            .B(nextstate[4]), .C(state[2]), .D(state[3]), .Z(n8));
    defparam i22_4_lut.INIT = "0xccc5";
    (* lut_function="(!(A+(B (C+(D))+!B (D))))" *) LUT4 i444_2_lut_3_lut_4_lut (.A(state[0]), 
            .B(state[3]), .C(state[2]), .D(n219), .Z(r_sel_c_0));
    defparam i444_2_lut_3_lut_4_lut.INIT = "0x0015";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@3(51[2],88[10])" *) LUT4 i39_3_lut (.A(state[0]), 
            .B(state[1]), .C(state[2]), .Z(n14));
    defparam i39_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@3(51[2],88[10])" *) LUT4 i40_3_lut (.A(nextstate[1]), 
            .B(n18), .C(n110), .Z(n20));
    defparam i40_3_lut.INIT = "0xacac";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i2_2_lut_3_lut_4_lut (.A(state[0]), 
            .B(n221), .C(state[4]), .D(state[1]), .Z(r_sel_c_2));
    defparam i2_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=87, LSE_LLINE=23, LSE_RLINE=23, lineinfo="@3(45[12],47[29])" *) FD1P3XZ state__i4 (.D(n159), 
            .SP(VCC_net), .CK(int_osc), .SR(GND_net), .Q(state[4]));
    defparam state__i4.REGSET = "RESET";
    defparam state__i4.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    VLO i2 (.Z(GND_net));
    
endmodule
