Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 14 13:44:47 2020
| Host         : ERICPREBYSB0CE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.750        0.000                      0                  849        0.091        0.000                      0                  849        3.750        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.750        0.000                      0                  849        0.091        0.000                      0                  849        3.750        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 r/c1/nhit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_192_255_15_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.456ns (10.919%)  route 3.720ns (89.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.135    r/c1/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  r/c1/nhit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  r/c1/nhit_reg[2]/Q
                         net (fo=145, routed)         3.720     9.312    r/b1/mem_reg_192_255_15_17/ADDRD2
    SLICE_X10Y18         RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.441    14.846    r/b1/mem_reg_192_255_15_17/WCLK
    SLICE_X10Y18         RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/RAMA/CLK
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X10Y18         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.062    r/b1/mem_reg_192_255_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 r/c1/nhit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_192_255_15_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.456ns (10.919%)  route 3.720ns (89.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.135    r/c1/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  r/c1/nhit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  r/c1/nhit_reg[2]/Q
                         net (fo=145, routed)         3.720     9.312    r/b1/mem_reg_192_255_15_17/ADDRD2
    SLICE_X10Y18         RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.441    14.846    r/b1/mem_reg_192_255_15_17/WCLK
    SLICE_X10Y18         RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/RAMB/CLK
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X10Y18         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.062    r/b1/mem_reg_192_255_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 r/c1/nhit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_192_255_15_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.456ns (10.919%)  route 3.720ns (89.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.135    r/c1/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  r/c1/nhit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  r/c1/nhit_reg[2]/Q
                         net (fo=145, routed)         3.720     9.312    r/b1/mem_reg_192_255_15_17/ADDRD2
    SLICE_X10Y18         RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.441    14.846    r/b1/mem_reg_192_255_15_17/WCLK
    SLICE_X10Y18         RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/RAMC/CLK
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X10Y18         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.062    r/b1/mem_reg_192_255_15_17/RAMC
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 r/c1/nhit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_192_255_15_17/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 0.456ns (10.919%)  route 3.720ns (89.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.135    r/c1/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  r/c1/nhit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  r/c1/nhit_reg[2]/Q
                         net (fo=145, routed)         3.720     9.312    r/b1/mem_reg_192_255_15_17/ADDRD2
    SLICE_X10Y18         RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.441    14.846    r/b1/mem_reg_192_255_15_17/WCLK
    SLICE_X10Y18         RAMD64E                                      r  r/b1/mem_reg_192_255_15_17/RAMD/CLK
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X10Y18         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.062    r/b1/mem_reg_192_255_15_17/RAMD
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 r/c1/nhit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_0_63_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.518ns (12.437%)  route 3.647ns (87.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.135    r/c1/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  r/c1/nhit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  r/c1/nhit_reg[0]/Q
                         net (fo=144, routed)         3.647     9.300    r/b1/mem_reg_0_63_9_11/ADDRD0
    SLICE_X8Y22          RAMD64E                                      r  r/b1/mem_reg_0_63_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.436    14.841    r/b1/mem_reg_0_63_9_11/WCLK
    SLICE_X8Y22          RAMD64E                                      r  r/b1/mem_reg_0_63_9_11/RAMA/CLK
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X8Y22          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.125    r/b1/mem_reg_0_63_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 r/c1/nhit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_0_63_9_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.518ns (12.437%)  route 3.647ns (87.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.135    r/c1/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  r/c1/nhit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  r/c1/nhit_reg[0]/Q
                         net (fo=144, routed)         3.647     9.300    r/b1/mem_reg_0_63_9_11/ADDRD0
    SLICE_X8Y22          RAMD64E                                      r  r/b1/mem_reg_0_63_9_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.436    14.841    r/b1/mem_reg_0_63_9_11/WCLK
    SLICE_X8Y22          RAMD64E                                      r  r/b1/mem_reg_0_63_9_11/RAMB/CLK
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X8Y22          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.125    r/b1/mem_reg_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 r/c1/nhit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_0_63_9_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.518ns (12.437%)  route 3.647ns (87.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.135    r/c1/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  r/c1/nhit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  r/c1/nhit_reg[0]/Q
                         net (fo=144, routed)         3.647     9.300    r/b1/mem_reg_0_63_9_11/ADDRD0
    SLICE_X8Y22          RAMD64E                                      r  r/b1/mem_reg_0_63_9_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.436    14.841    r/b1/mem_reg_0_63_9_11/WCLK
    SLICE_X8Y22          RAMD64E                                      r  r/b1/mem_reg_0_63_9_11/RAMC/CLK
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X8Y22          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.125    r/b1/mem_reg_0_63_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 r/c1/nhit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_0_63_9_11/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.518ns (12.437%)  route 3.647ns (87.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.135    r/c1/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  r/c1/nhit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  r/c1/nhit_reg[0]/Q
                         net (fo=144, routed)         3.647     9.300    r/b1/mem_reg_0_63_9_11/ADDRD0
    SLICE_X8Y22          RAMD64E                                      r  r/b1/mem_reg_0_63_9_11/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.436    14.841    r/b1/mem_reg_0_63_9_11/WCLK
    SLICE_X8Y22          RAMD64E                                      r  r/b1/mem_reg_0_63_9_11/RAMD/CLK
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X8Y22          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.125    r/b1/mem_reg_0_63_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 r/c1/nhit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_192_255_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.456ns (11.298%)  route 3.580ns (88.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.135    r/c1/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  r/c1/nhit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  r/c1/nhit_reg[2]/Q
                         net (fo=145, routed)         3.580     9.172    r/b1/mem_reg_192_255_3_5/ADDRD2
    SLICE_X10Y17         RAMD64E                                      r  r/b1/mem_reg_192_255_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.443    14.848    r/b1/mem_reg_192_255_3_5/WCLK
    SLICE_X10Y17         RAMD64E                                      r  r/b1/mem_reg_192_255_3_5/RAMA/CLK
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X10Y17         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.064    r/b1/mem_reg_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 r/c1/nhit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_192_255_3_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.456ns (11.298%)  route 3.580ns (88.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.551     5.135    r/c1/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  r/c1/nhit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  r/c1/nhit_reg[2]/Q
                         net (fo=145, routed)         3.580     9.172    r/b1/mem_reg_192_255_3_5/ADDRD2
    SLICE_X10Y17         RAMD64E                                      r  r/b1/mem_reg_192_255_3_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.443    14.848    r/b1/mem_reg_192_255_3_5/WCLK
    SLICE_X10Y17         RAMD64E                                      r  r/b1/mem_reg_192_255_3_5/RAMB/CLK
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X10Y17         RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    15.064    r/b1/mem_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  5.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_192_255_9_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.230%)  route 0.164ns (53.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.556     1.500    r/c1/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  r/c1/nhit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  r/c1/nhit_reg[4]/Q
                         net (fo=146, routed)         0.164     1.805    r/b1/mem_reg_192_255_9_11/ADDRD4
    SLICE_X10Y21         RAMD64E                                      r  r/b1/mem_reg_192_255_9_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.824     2.014    r/b1/mem_reg_192_255_9_11/WCLK
    SLICE_X10Y21         RAMD64E                                      r  r/b1/mem_reg_192_255_9_11/RAMA/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X10Y21         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.714    r/b1/mem_reg_192_255_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_192_255_9_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.230%)  route 0.164ns (53.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.556     1.500    r/c1/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  r/c1/nhit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  r/c1/nhit_reg[4]/Q
                         net (fo=146, routed)         0.164     1.805    r/b1/mem_reg_192_255_9_11/ADDRD4
    SLICE_X10Y21         RAMD64E                                      r  r/b1/mem_reg_192_255_9_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.824     2.014    r/b1/mem_reg_192_255_9_11/WCLK
    SLICE_X10Y21         RAMD64E                                      r  r/b1/mem_reg_192_255_9_11/RAMB/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X10Y21         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.714    r/b1/mem_reg_192_255_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_192_255_9_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.230%)  route 0.164ns (53.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.556     1.500    r/c1/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  r/c1/nhit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  r/c1/nhit_reg[4]/Q
                         net (fo=146, routed)         0.164     1.805    r/b1/mem_reg_192_255_9_11/ADDRD4
    SLICE_X10Y21         RAMD64E                                      r  r/b1/mem_reg_192_255_9_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.824     2.014    r/b1/mem_reg_192_255_9_11/WCLK
    SLICE_X10Y21         RAMD64E                                      r  r/b1/mem_reg_192_255_9_11/RAMC/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X10Y21         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.714    r/b1/mem_reg_192_255_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_192_255_9_11/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.230%)  route 0.164ns (53.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.556     1.500    r/c1/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  r/c1/nhit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  r/c1/nhit_reg[4]/Q
                         net (fo=146, routed)         0.164     1.805    r/b1/mem_reg_192_255_9_11/ADDRD4
    SLICE_X10Y21         RAMD64E                                      r  r/b1/mem_reg_192_255_9_11/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.824     2.014    r/b1/mem_reg_192_255_9_11/WCLK
    SLICE_X10Y21         RAMD64E                                      r  r/b1/mem_reg_192_255_9_11/RAMD/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X10Y21         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.714    r/b1/mem_reg_192_255_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_128_191_9_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.232%)  route 0.164ns (53.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.556     1.500    r/c1/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  r/c1/nhit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  r/c1/nhit_reg[4]/Q
                         net (fo=146, routed)         0.164     1.805    r/b1/mem_reg_128_191_9_11/ADDRD4
    SLICE_X10Y22         RAMD64E                                      r  r/b1/mem_reg_128_191_9_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.823     2.013    r/b1/mem_reg_128_191_9_11/WCLK
    SLICE_X10Y22         RAMD64E                                      r  r/b1/mem_reg_128_191_9_11/RAMA/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X10Y22         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.713    r/b1/mem_reg_128_191_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_128_191_9_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.232%)  route 0.164ns (53.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.556     1.500    r/c1/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  r/c1/nhit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  r/c1/nhit_reg[4]/Q
                         net (fo=146, routed)         0.164     1.805    r/b1/mem_reg_128_191_9_11/ADDRD4
    SLICE_X10Y22         RAMD64E                                      r  r/b1/mem_reg_128_191_9_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.823     2.013    r/b1/mem_reg_128_191_9_11/WCLK
    SLICE_X10Y22         RAMD64E                                      r  r/b1/mem_reg_128_191_9_11/RAMB/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X10Y22         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.713    r/b1/mem_reg_128_191_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_128_191_9_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.232%)  route 0.164ns (53.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.556     1.500    r/c1/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  r/c1/nhit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  r/c1/nhit_reg[4]/Q
                         net (fo=146, routed)         0.164     1.805    r/b1/mem_reg_128_191_9_11/ADDRD4
    SLICE_X10Y22         RAMD64E                                      r  r/b1/mem_reg_128_191_9_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.823     2.013    r/b1/mem_reg_128_191_9_11/WCLK
    SLICE_X10Y22         RAMD64E                                      r  r/b1/mem_reg_128_191_9_11/RAMC/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X10Y22         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.713    r/b1/mem_reg_128_191_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_128_191_9_11/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.232%)  route 0.164ns (53.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.556     1.500    r/c1/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  r/c1/nhit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  r/c1/nhit_reg[4]/Q
                         net (fo=146, routed)         0.164     1.805    r/b1/mem_reg_128_191_9_11/ADDRD4
    SLICE_X10Y22         RAMD64E                                      r  r/b1/mem_reg_128_191_9_11/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.823     2.013    r/b1/mem_reg_128_191_9_11/WCLK
    SLICE_X10Y22         RAMD64E                                      r  r/b1/mem_reg_128_191_9_11/RAMD/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X10Y22         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.713    r/b1/mem_reg_128_191_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_0_63_9_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.867%)  route 0.241ns (63.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.554     1.498    r/c1/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  r/c1/nhit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  r/c1/nhit_reg[2]/Q
                         net (fo=145, routed)         0.241     1.880    r/b1/mem_reg_0_63_9_11/ADDRD2
    SLICE_X8Y22          RAMD64E                                      r  r/b1/mem_reg_0_63_9_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.823     2.013    r/b1/mem_reg_0_63_9_11/WCLK
    SLICE_X8Y22          RAMD64E                                      r  r/b1/mem_reg_0_63_9_11/RAMA/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X8Y22          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.787    r/b1/mem_reg_0_63_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 r/c1/nhit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/b1/mem_reg_0_63_9_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.867%)  route 0.241ns (63.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.554     1.498    r/c1/clk_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  r/c1/nhit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  r/c1/nhit_reg[2]/Q
                         net (fo=145, routed)         0.241     1.880    r/b1/mem_reg_0_63_9_11/ADDRD2
    SLICE_X8Y22          RAMD64E                                      r  r/b1/mem_reg_0_63_9_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.823     2.013    r/b1/mem_reg_0_63_9_11/WCLK
    SLICE_X8Y22          RAMD64E                                      r  r/b1/mem_reg_0_63_9_11/RAMB/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X8Y22          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.787    r/b1/mem_reg_0_63_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y28   r/SS_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y23   r/a1/FSM_sequential_state_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y23   r/c1/nhit_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y23   r/c1/nhit_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y23   r/c1/nhit_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y22   r/c1/nhit_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y22   r/c1/nhit_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y23   r/c1/nhit_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y23    r/c1/nhit_reg[6]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y22    r/b1/mem_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y22    r/b1/mem_reg_0_63_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y22    r/b1/mem_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y22    r/b1/mem_reg_0_63_9_11/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y22   r/b1/mem_reg_128_191_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y22   r/b1/mem_reg_128_191_9_11/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y22   r/b1/mem_reg_128_191_9_11/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y22   r/b1/mem_reg_128_191_9_11/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18    r/b1/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y18    r/b1/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    r/b1/mem_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    r/b1/mem_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    r/b1/mem_reg_0_63_21_23/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    r/b1/mem_reg_0_63_21_23/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y14    r/b1/mem_reg_128_191_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y14    r/b1/mem_reg_128_191_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y24    r/b1/mem_reg_128_191_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y24    r/b1/mem_reg_128_191_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y24    r/b1/mem_reg_128_191_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y24    r/b1/mem_reg_128_191_6_8/RAMD/CLK



