

================================================================
== Vitis HLS Report for 'convolution3_hls_Pipeline_VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VIT_2'
================================================================
* Date:           Fri Dec 13 17:04:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45012|    45012|  0.450 ms|  0.450 ms|  45012|  45012|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                        Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_59_14  |    45010|    45010|        14|          3|          1|  15000|       yes|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 3, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 17 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kw = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 18 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kh = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 19 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten138 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ci = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57]   --->   Operation 21 'alloca' 'ci' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten153 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 23 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten177 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 25 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten209 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%local_bias_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_bias_load_1"   --->   Operation 27 'read' 'local_bias_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 28 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln54_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln54_1"   --->   Operation 29 'read' 'sext_ln54_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln54_1_cast = sext i62 %sext_ln54_1_read"   --->   Operation 30 'sext' 'sext_ln54_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 1600, void @empty_3, void @empty_0, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten209"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln54 = store i4 0, i4 %h" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 33 'store' 'store_ln54' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten177"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln55 = store i4 0, i4 %w" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 35 'store' 'store_ln55' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten153"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln57 = store i3 0, i3 %ci" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57]   --->   Operation 37 'store' 'store_ln57' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten138"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln58 = store i3 0, i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 39 'store' 'store_ln58' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln59 = store i3 0, i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 40 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 0, i32 %sum" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 41 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc127.1"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten138_load = load i6 %indvar_flatten138" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 43 'load' 'indvar_flatten138_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten153_load = load i8 %indvar_flatten153" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57]   --->   Operation 44 'load' 'indvar_flatten153_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten177_load = load i12 %indvar_flatten177" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 45 'load' 'indvar_flatten177_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten209_load = load i14 %indvar_flatten209" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 46 'load' 'indvar_flatten209_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.83ns)   --->   "%icmp_ln54 = icmp_eq  i14 %indvar_flatten209_load, i14 15000" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 48 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.83ns)   --->   "%add_ln54 = add i14 %indvar_flatten209_load, i14 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 49 'add' 'add_ln54' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc148.1, void %for.inc151.1.exitStub" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 50 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%kw_load = load i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 51 'load' 'kw_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%kh_load = load i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 52 'load' 'kh_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ci_load = load i3 %ci" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 53 'load' 'ci_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%w_load = load i4 %w" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 54 'load' 'w_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%h_load = load i4 %h" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 55 'load' 'h_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln54_1 = add i4 %h_load, i4 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 56 'add' 'add_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.80ns)   --->   "%icmp_ln55 = icmp_eq  i12 %indvar_flatten177_load, i12 1500" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 57 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln54 = select i1 %icmp_ln55, i4 0, i4 %w_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 58 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.28ns)   --->   "%xor_ln54 = xor i1 %icmp_ln55, i1 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 59 'xor' 'xor_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.67ns)   --->   "%icmp_ln59 = icmp_eq  i3 %kw_load, i3 5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 60 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln56)   --->   "%and_ln54 = and i1 %icmp_ln59, i1 %xor_ln54" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 61 'and' 'and_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.78ns)   --->   "%icmp_ln58 = icmp_eq  i6 %indvar_flatten138_load, i6 25" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 62 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.76ns)   --->   "%icmp_ln57 = icmp_eq  i8 %indvar_flatten153_load, i8 150" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57]   --->   Operation 63 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.28ns)   --->   "%and_ln54_3 = and i1 %icmp_ln57, i1 %xor_ln54" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 64 'and' 'and_ln54_3' <Predicate = (!icmp_ln54)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.39ns)   --->   "%select_ln54_2 = select i1 %icmp_ln55, i4 %add_ln54_1, i4 %h_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 65 'select' 'select_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.79ns)   --->   "%add_ln55_1 = add i4 %select_ln54, i4 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 66 'add' 'add_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.28ns)   --->   "%or_ln55 = or i1 %and_ln54_3, i1 %icmp_ln55" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 67 'or' 'or_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.20ns)   --->   "%select_ln55 = select i1 %or_ln55, i3 0, i3 %ci_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 68 'select' 'select_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%xor_ln55 = xor i1 %icmp_ln57, i1 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 69 'xor' 'xor_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln55_2 = or i1 %icmp_ln55, i1 %xor_ln55" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 70 'or' 'or_ln55_2' <Predicate = (!icmp_ln54)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln56)   --->   "%and_ln55 = and i1 %and_ln54, i1 %or_ln55_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 71 'and' 'and_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_2)   --->   "%and_ln54_4 = and i1 %xor_ln54, i1 %icmp_ln58" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 72 'and' 'and_ln54_4' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln55_2 = and i1 %and_ln54_4, i1 %or_ln55_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 73 'and' 'and_ln55_2' <Predicate = (!icmp_ln54)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.39ns)   --->   "%select_ln55_5 = select i1 %and_ln54_3, i4 %add_ln55_1, i4 %select_ln54" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 74 'select' 'select_ln55_5' <Predicate = (!icmp_ln54)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.67ns)   --->   "%add_ln57_1 = add i3 %select_ln55, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57]   --->   Operation 75 'add' 'add_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln56)   --->   "%or_ln56_2 = or i1 %and_ln55_2, i1 %and_ln54_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 76 'or' 'or_ln56_2' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln56 = or i1 %or_ln56_2, i1 %icmp_ln55" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 77 'or' 'or_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.20ns)   --->   "%select_ln56 = select i1 %or_ln56, i3 0, i3 %kh_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 78 'select' 'select_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln56)   --->   "%xor_ln56 = xor i1 %and_ln55_2, i1 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 79 'xor' 'xor_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln56 = and i1 %and_ln55, i1 %xor_ln56" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 80 'and' 'and_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.20ns)   --->   "%select_ln57_1 = select i1 %and_ln55_2, i3 %add_ln57_1, i3 %select_ln55" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57]   --->   Operation 81 'select' 'select_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.67ns)   --->   "%add_ln58_1 = add i3 %select_ln56, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 82 'add' 'add_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_2)   --->   "%or_ln56_3 = or i1 %or_ln55, i1 %and_ln55_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 83 'or' 'or_ln56_3' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_2)   --->   "%or_ln56_4 = or i1 %or_ln56_3, i1 %and_ln56" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 84 'or' 'or_ln56_4' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln56_2 = select i1 %or_ln56_4, i3 0, i3 %kw_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 85 'select' 'select_ln56_2' <Predicate = (!icmp_ln54)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.20ns)   --->   "%select_ln58_1 = select i1 %and_ln56, i3 %add_ln58_1, i3 %select_ln56" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 86 'select' 'select_ln58_1' <Predicate = (!icmp_ln54)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i3 %select_ln57_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 87 'zext' 'zext_ln61' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln57_1, i2 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 88 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln61_9 = zext i5 %tmp_s" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 89 'zext' 'zext_ln61_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61 = add i6 %zext_ln61_9, i6 %zext_ln61" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 90 'add' 'add_ln61' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln61_10 = zext i3 %select_ln58_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 91 'zext' 'zext_ln61_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln61_6 = add i6 %add_ln61, i6 %zext_ln61_10" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 92 'add' 'add_ln61_6' <Predicate = (!icmp_ln54)> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln61_11 = zext i6 %add_ln61_6" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 93 'zext' 'zext_ln61_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln61_6, i2 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 94 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_7 = add i8 %tmp_4, i8 %zext_ln61_11" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 95 'add' 'add_ln61_7' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i3 %select_ln58_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 96 'zext' 'zext_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.79ns)   --->   "%empty_24 = add i4 %zext_ln58, i4 %select_ln54_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 97 'add' 'empty_24' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_24, i4 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 98 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_24, i1 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 99 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln61_12 = zext i5 %tmp_7" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 100 'zext' 'zext_ln61_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln61 = sub i8 %tmp_6, i8 %zext_ln61_12" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 101 'sub' 'sub_ln61' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln61_13 = zext i3 %select_ln56_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 102 'zext' 'zext_ln61_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln61_8 = add i8 %add_ln61_7, i8 %zext_ln61_13" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 103 'add' 'add_ln61_8' <Predicate = (!icmp_ln54)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln61_14 = zext i8 %add_ln61_8" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 104 'zext' 'zext_ln61_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%local_weights_1_addr = getelementptr i32 %local_weights_1, i64 0, i64 %zext_ln61_14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 105 'getelementptr' 'local_weights_1_addr' <Predicate = (!icmp_ln54 & tmp == 0)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%local_weights_5_addr = getelementptr i32 %local_weights_5, i64 0, i64 %zext_ln61_14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 106 'getelementptr' 'local_weights_5_addr' <Predicate = (!icmp_ln54 & tmp == 4)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%local_weights_9_addr = getelementptr i32 %local_weights_9, i64 0, i64 %zext_ln61_14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 107 'getelementptr' 'local_weights_9_addr' <Predicate = (!icmp_ln54 & tmp == 8)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%local_weights_13_addr = getelementptr i32 %local_weights_13, i64 0, i64 %zext_ln61_14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 108 'getelementptr' 'local_weights_13_addr' <Predicate = (!icmp_ln54 & tmp == 12)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i3 %select_ln56_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 109 'zext' 'zext_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.79ns)   --->   "%add_ln61_1 = add i4 %zext_ln59, i4 %select_ln55_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 110 'add' 'add_ln61_1' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln61_15 = zext i4 %add_ln61_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 111 'zext' 'zext_ln61_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln61_9 = add i8 %sub_ln61, i8 %zext_ln61_15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 112 'add' 'add_ln61_9' <Predicate = (!icmp_ln54)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln61_16 = zext i8 %add_ln61_9" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 113 'zext' 'zext_ln61_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%local_input_addr = getelementptr i32 %local_input, i64 0, i64 %zext_ln61_16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 114 'getelementptr' 'local_input_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%local_input_1_addr = getelementptr i32 %local_input_1, i64 0, i64 %zext_ln61_16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 115 'getelementptr' 'local_input_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%local_input_2_addr = getelementptr i32 %local_input_2, i64 0, i64 %zext_ln61_16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 116 'getelementptr' 'local_input_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%local_input_3_addr = getelementptr i32 %local_input_3, i64 0, i64 %zext_ln61_16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 117 'getelementptr' 'local_input_3_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%local_input_4_addr = getelementptr i32 %local_input_4, i64 0, i64 %zext_ln61_16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 118 'getelementptr' 'local_input_4_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%local_input_5_addr = getelementptr i32 %local_input_5, i64 0, i64 %zext_ln61_16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 119 'getelementptr' 'local_input_5_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (1.23ns)   --->   "%local_input_load = load i8 %local_input_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 120 'load' 'local_input_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_2 : Operation 121 [2/2] (1.23ns)   --->   "%local_input_1_load = load i8 %local_input_1_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 121 'load' 'local_input_1_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_2 : Operation 122 [2/2] (1.23ns)   --->   "%local_input_2_load = load i8 %local_input_2_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 122 'load' 'local_input_2_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_2 : Operation 123 [2/2] (1.23ns)   --->   "%local_input_3_load = load i8 %local_input_3_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 123 'load' 'local_input_3_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_2 : Operation 124 [2/2] (1.23ns)   --->   "%local_input_4_load = load i8 %local_input_4_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 124 'load' 'local_input_4_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_2 : Operation 125 [2/2] (1.23ns)   --->   "%local_input_5_load = load i8 %local_input_5_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 125 'load' 'local_input_5_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_2 : Operation 126 [2/2] (1.23ns)   --->   "%local_weights_1_load = load i8 %local_weights_1_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 126 'load' 'local_weights_1_load' <Predicate = (!icmp_ln54 & tmp == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_2 : Operation 127 [2/2] (1.23ns)   --->   "%local_weights_5_load = load i8 %local_weights_5_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 127 'load' 'local_weights_5_load' <Predicate = (!icmp_ln54 & tmp == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_2 : Operation 128 [2/2] (1.23ns)   --->   "%local_weights_9_load = load i8 %local_weights_9_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 128 'load' 'local_weights_9_load' <Predicate = (!icmp_ln54 & tmp == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_2 : Operation 129 [2/2] (1.23ns)   --->   "%local_weights_13_load = load i8 %local_weights_13_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 129 'load' 'local_weights_13_load' <Predicate = (!icmp_ln54 & tmp == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_2 : Operation 130 [1/1] (0.67ns)   --->   "%add_ln59 = add i3 %select_ln56_2, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 130 'add' 'add_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.67ns)   --->   "%icmp_ln59_2 = icmp_eq  i3 %add_ln59, i3 5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 131 'icmp' 'icmp_ln59_2' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.67ns)   --->   "%icmp_ln58_2 = icmp_eq  i3 %select_ln58_1, i3 4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 132 'icmp' 'icmp_ln58_2' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.67ns)   --->   "%icmp_ln57_2 = icmp_eq  i3 %select_ln57_1, i3 5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57]   --->   Operation 133 'icmp' 'icmp_ln57_2' <Predicate = (!icmp_ln54)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_2, void %new.latch.for.inc127.1.split, void %last.iter.for.inc127.1.split" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 134 'br' 'br_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln58_2, void %new.latch.for.inc130.1, void %last.iter.for.inc130.1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 135 'br' 'br_ln59' <Predicate = (!icmp_ln54 & icmp_ln59_2)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln57_2, void %new.latch.for.inc133.1, void %last.iter.for.inc133.1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 136 'br' 'br_ln59' <Predicate = (!icmp_ln54 & icmp_ln59_2 & icmp_ln58_2)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln59 = br void %new.latch.for.inc130.1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 137 'br' 'br_ln59' <Predicate = (!icmp_ln54 & icmp_ln59_2 & icmp_ln58_2)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln59 = br void %new.latch.for.inc127.1.split" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 138 'br' 'br_ln59' <Predicate = (!icmp_ln54 & icmp_ln59_2)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.78ns)   --->   "%add_ln58 = add i6 %indvar_flatten138_load, i6 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 139 'add' 'add_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.38ns)   --->   "%select_ln58 = select i1 %or_ln56, i6 1, i6 %add_ln58" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 140 'select' 'select_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.76ns)   --->   "%add_ln57 = add i8 %indvar_flatten153_load, i8 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57]   --->   Operation 141 'add' 'add_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.39ns)   --->   "%select_ln57 = select i1 %or_ln55, i8 1, i8 %add_ln57" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57]   --->   Operation 142 'select' 'select_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.80ns)   --->   "%add_ln55 = add i12 %indvar_flatten177_load, i12 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 143 'add' 'add_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.37ns)   --->   "%select_ln55_6 = select i1 %icmp_ln55, i12 1, i12 %add_ln55" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 144 'select' 'select_ln55_6' <Predicate = (!icmp_ln54)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln54 = store i14 %add_ln54, i14 %indvar_flatten209" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 145 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln54 = store i4 %select_ln54_2, i4 %h" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 146 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln55 = store i12 %select_ln55_6, i12 %indvar_flatten177" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 147 'store' 'store_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln55 = store i4 %select_ln55_5, i4 %w" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 148 'store' 'store_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln57 = store i8 %select_ln57, i8 %indvar_flatten153" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57]   --->   Operation 149 'store' 'store_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln57 = store i3 %select_ln57_1, i3 %ci" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:57]   --->   Operation 150 'store' 'store_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln58 = store i6 %select_ln58, i6 %indvar_flatten138" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 151 'store' 'store_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln58 = store i3 %select_ln58_1, i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58]   --->   Operation 152 'store' 'store_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_2 : Operation 153 [1/1] (0.42ns)   --->   "%store_ln59 = store i3 %add_ln59, i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 153 'store' 'store_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.86>
ST_3 : Operation 154 [1/2] (1.23ns)   --->   "%local_input_load = load i8 %local_input_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 154 'load' 'local_input_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 155 [1/2] (1.23ns)   --->   "%local_input_1_load = load i8 %local_input_1_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 155 'load' 'local_input_1_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 156 [1/2] (1.23ns)   --->   "%local_input_2_load = load i8 %local_input_2_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 156 'load' 'local_input_2_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 157 [1/2] (1.23ns)   --->   "%local_input_3_load = load i8 %local_input_3_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 157 'load' 'local_input_3_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 158 [1/2] (1.23ns)   --->   "%local_input_4_load = load i8 %local_input_4_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 158 'load' 'local_input_4_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 159 [1/2] (1.23ns)   --->   "%local_input_5_load = load i8 %local_input_5_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 159 'load' 'local_input_5_load' <Predicate = (!icmp_ln54)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 160 [1/1] (0.62ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.6f32.f32.i3, i3 0, i32 %local_input_load, i3 1, i32 %local_input_1_load, i3 2, i32 %local_input_2_load, i3 3, i32 %local_input_3_load, i3 4, i32 %local_input_4_load, i3 5, i32 %local_input_5_load, i32 <undef>, i3 %select_ln57_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 160 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln54)> <Delay = 0.62> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/2] (1.23ns)   --->   "%local_weights_1_load = load i8 %local_weights_1_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 161 'load' 'local_weights_1_load' <Predicate = (!icmp_ln54 & tmp == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 162 [1/2] (1.23ns)   --->   "%local_weights_5_load = load i8 %local_weights_5_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 162 'load' 'local_weights_5_load' <Predicate = (!icmp_ln54 & tmp == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 163 [1/2] (1.23ns)   --->   "%local_weights_9_load = load i8 %local_weights_9_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 163 'load' 'local_weights_9_load' <Predicate = (!icmp_ln54 & tmp == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 164 [1/2] (1.23ns)   --->   "%local_weights_13_load = load i8 %local_weights_13_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 164 'load' 'local_weights_13_load' <Predicate = (!icmp_ln54 & tmp == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 165 [1/1] (0.52ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4f32.f32.i4, i4 0, i32 %local_weights_1_load, i4 4, i32 %local_weights_5_load, i4 8, i32 %local_weights_9_load, i4 12, i32 %local_weights_13_load, i32 <undef>, i4 %tmp" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 165 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln54)> <Delay = 0.52> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 166 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp_2, i32 %tmp_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 166 'fmul' 'mul_1' <Predicate = (!icmp_ln54)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 167 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp_2, i32 %tmp_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 167 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 168 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp_2, i32 %tmp_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 168 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 169 'load' 'sum_load' <Predicate = (!or_ln55)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.44ns)   --->   "%select_ln55_4 = select i1 %or_ln55, i32 0, i32 %sum_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55]   --->   Operation 170 'select' 'select_ln55_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 171 [4/4] (6.43ns)   --->   "%sum_2 = fadd i32 %select_ln55_4, i32 %mul_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 171 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 172 [3/4] (6.43ns)   --->   "%sum_2 = fadd i32 %select_ln55_4, i32 %mul_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 172 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 173 [2/4] (6.43ns)   --->   "%sum_2 = fadd i32 %select_ln55_4, i32 %mul_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 173 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 174 [1/4] (6.43ns)   --->   "%sum_2 = fadd i32 %select_ln55_4, i32 %mul_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61]   --->   Operation 174 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.42ns)   --->   "%store_ln56 = store i32 %sum_2, i32 %sum" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56]   --->   Operation 175 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc127.1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 176 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 177 [4/4] (6.43ns)   --->   "%add138_1 = fadd i32 %sum_2, i32 %local_bias_load_1_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65]   --->   Operation 177 'fadd' 'add138_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 178 [3/4] (6.43ns)   --->   "%add138_1 = fadd i32 %sum_2, i32 %local_bias_load_1_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65]   --->   Operation 178 'fadd' 'add138_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 188 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 179 [2/4] (6.43ns)   --->   "%add138_1 = fadd i32 %sum_2, i32 %local_bias_load_1_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65]   --->   Operation 179 'fadd' 'add138_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 180 [1/4] (6.43ns)   --->   "%add138_1 = fadd i32 %sum_2, i32 %local_bias_load_1_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65]   --->   Operation 180 'fadd' 'add138_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %add138_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65]   --->   Operation 181 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%OUTPUT_r_addr = getelementptr i32 %OUTPUT_r, i64 %sext_ln54_1_cast" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54]   --->   Operation 182 'getelementptr' 'OUTPUT_r_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_54_10_VITIS_LOOP_55_11_VITIS_LOOP_57_12_VITIS_LOOP_58_13_VITIS_LOOP_5"   --->   Operation 183 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15000, i64 15000, i64 15000"   --->   Operation 184 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:60]   --->   Operation 185 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (7.30ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln65, i4 15" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65]   --->   Operation 186 'write' 'write_ln65' <Predicate = (icmp_ln59_2 & icmp_ln58_2 & icmp_ln57_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln59 = br void %new.latch.for.inc133.1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:59]   --->   Operation 187 'br' 'br_ln59' <Predicate = (icmp_ln59_2 & icmp_ln58_2 & icmp_ln57_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 14 bit ('indvar_flatten209') [24]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten209' [30]  (0.427 ns)

 <State 2>: 5.843ns
The critical path consists of the following:
	'load' operation 12 bit ('indvar_flatten177_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) on local variable 'indvar_flatten177' [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln55', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) [61]  (0.809 ns)
	'or' operation 1 bit ('or_ln55_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) [75]  (0.287 ns)
	'and' operation 1 bit ('and_ln55_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) [78]  (0.287 ns)
	'or' operation 1 bit ('or_ln56_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56) [81]  (0.000 ns)
	'or' operation 1 bit ('or_ln56', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56) [82]  (0.287 ns)
	'select' operation 3 bit ('select_ln56', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56) [83]  (0.208 ns)
	'add' operation 3 bit ('add_ln58_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58) [87]  (0.673 ns)
	'select' operation 3 bit ('select_ln58_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58) [91]  (0.208 ns)
	'add' operation 4 bit ('empty_24', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:58) [102]  (0.797 ns)
	'sub' operation 8 bit ('sub_ln61', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) [106]  (0.000 ns)
	'add' operation 8 bit ('add_ln61_9', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) [118]  (1.051 ns)
	'getelementptr' operation 8 bit ('local_input_addr', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) [120]  (0.000 ns)
	'load' operation 32 bit ('local_input_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) on array 'local_input' [126]  (1.237 ns)

 <State 3>: 1.860ns
The critical path consists of the following:
	'load' operation 32 bit ('local_input_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) on array 'local_input' [126]  (1.237 ns)
	'sparsemux' operation 32 bit ('tmp_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) [132]  (0.623 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) [138]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) [138]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) [138]  (7.016 ns)

 <State 7>: 6.886ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56 [51]  (0.000 ns)
	'select' operation 32 bit ('select_ln55_4', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55) [73]  (0.449 ns)
	'fadd' operation 32 bit ('sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) [139]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) [139]  (6.437 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) [139]  (6.437 ns)

 <State 10>: 6.864ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61) [139]  (6.437 ns)
	'store' operation 0 bit ('store_ln56', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56) of variable 'sum_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:61 on local variable 'sum', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:56 [174]  (0.427 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add138_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65) [144]  (6.437 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add138_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65) [144]  (6.437 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add138_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65) [144]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add138_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65) [144]  (6.437 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('OUTPUT_r_addr', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54) [57]  (0.000 ns)
	bus write operation ('write_ln65', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65) on port 'OUTPUT_r' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65) [152]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
