INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ying/Desktop/HDL_projects/TriLED_AccelPWM/TriLED_AccelPWM.srcs/sources_1/new/SevenSegControl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegController
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/Ying/Desktop/HDL_projects/TriLED_AccelPWM/TriLED_AccelPWM.srcs/sources_1/new/SevenSegControl.sv:55]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ying/Desktop/HDL_projects/TriLED_AccelPWM/TriLED_AccelPWM.srcs/sources_1/new/TriLED_Accel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriLED_Accel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ying/Desktop/HDL_projects/TriLED_AccelPWM/TriLED_AccelPWM.srcs/sources_1/imports/new/Hex2LED.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2LED
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/Ying/Desktop/HDL_projects/TriLED_AccelPWM/TriLED_AccelPWM.srcs/sources_1/imports/new/Hex2LED.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ying/Desktop/HDL_projects/TriLED_AccelPWM/TriLED_AccelPWM.srcs/sources_1/new/SPI_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ying/Desktop/HDL_projects/TriLED_AccelPWM/TriLED_AccelPWM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
