;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	ADD 270, -60
	DJN 0, <922
	SPL 3, 140
	SUB @0, @2
	JMP <127, 106
	SPL @0, <314
	SPL @0, <314
	SPL 3, 140
	SPL 0, <922
	SPL 0, <922
	SUB #12, @200
	JMZ <-30, 9
	SPL 0, <152
	SUB @121, 103
	SUB -7, <-20
	DJN 0, <922
	ADD @121, 106
	ADD @-30, 9
	SUB -3, 9
	ADD @121, 106
	ADD @121, 106
	ADD @121, 106
	ADD @121, 106
	SPL <121, 103
	SUB @127, 106
	DJN 3, 140
	JMZ @-30, 19
	SPL 3, 140
	SPL 3, 140
	SUB 12, @10
	SPL 3, 140
	SUB @127, 106
	SUB 12, @10
	SUB @127, 106
	JMZ -470, #80
	SUB -470, 50
	SUB @127, 106
	JMZ -470, #80
	SUB @127, 106
	CMP -207, <-120
	SPL 5, 922
	MOV -7, <-20
	SPL 0, <922
	MOV -7, <-20
	SUB -3, 9
	DJN 0, <922
	ADD @-30, 9
	JMP <127, 106
	JMN -1, @-20
	SPL 0, <922
