============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep 14 14:49:08 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 12 view nodes, 67 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 1110110101011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=204) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=204) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011010) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=204)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=204)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=12,BUS_DIN_NUM=67,BUS_CTRL_NUM=182,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb01101,32'sb01110,32'sb01111,32'sb010000,32'sb0101010,32'sb0110010,32'sb0110011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb0101110,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01111000,32'sb010001100,32'sb010010010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2766/48 useful/useless nets, 1471/31 useful/useless insts
SYN-1016 : Merged 56 instances.
SYN-1032 : 2267/14 useful/useless nets, 2063/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2251/16 useful/useless nets, 2051/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 618 better
SYN-1014 : Optimize round 2
SYN-1032 : 1746/75 useful/useless nets, 1546/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.802559s wall, 0.890625s user + 0.906250s system = 1.796875s CPU (99.7%)

RUN-1004 : used memory is 115 MB, reserved memory is 85 MB, peak memory is 116 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1774/260 useful/useless nets, 1603/71 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2571 : Optimize after map_dsp, round 1, 357 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 60 instances.
SYN-2501 : Optimize round 1, 122 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 2390/4 useful/useless nets, 2219/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9366, tnet num: 2390, tinst num: 2218, tnode num: 11731, tedge num: 13948.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2390 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 379 (3.40), #lev = 7 (1.61)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 369 (3.32), #lev = 6 (1.49)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 793 instances into 369 LUTs, name keeping = 74%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 580 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.811359s wall, 1.750000s user + 1.062500s system = 2.812500s CPU (100.0%)

RUN-1004 : used memory is 122 MB, reserved memory is 91 MB, peak memory is 143 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/error[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U2_control/error[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U3_CRC/data_in[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1709/0 useful/useless nets, 1530/1 useful/useless insts
SYN-4016 : Net U2_control/clk driven by BUFG (238 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (422 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 34 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1531 instances
RUN-0007 : 594 luts, 724 seqs, 107 mslices, 58 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1710 nets
RUN-1001 : 822 nets have 2 pins
RUN-1001 : 752 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     304     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     418     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1529 instances, 594 luts, 724 seqs, 165 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7841, tnet num: 1708, tinst num: 1529, tnode num: 10626, tedge num: 12935.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1708 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.144294s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 457363
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1529.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 359334, overlap = 67.5
PHY-3002 : Step(2): len = 295240, overlap = 67.5
PHY-3002 : Step(3): len = 264804, overlap = 67.5
PHY-3002 : Step(4): len = 242889, overlap = 67.5
PHY-3002 : Step(5): len = 219935, overlap = 67.5
PHY-3002 : Step(6): len = 198949, overlap = 67.5
PHY-3002 : Step(7): len = 182202, overlap = 67.5
PHY-3002 : Step(8): len = 163700, overlap = 67.5
PHY-3002 : Step(9): len = 149673, overlap = 67.5
PHY-3002 : Step(10): len = 138935, overlap = 67.5
PHY-3002 : Step(11): len = 126709, overlap = 67.5
PHY-3002 : Step(12): len = 116619, overlap = 67.5
PHY-3002 : Step(13): len = 109605, overlap = 67.5
PHY-3002 : Step(14): len = 102444, overlap = 67.5
PHY-3002 : Step(15): len = 96544.4, overlap = 67.5
PHY-3002 : Step(16): len = 92374.6, overlap = 67.5
PHY-3002 : Step(17): len = 85773, overlap = 67.75
PHY-3002 : Step(18): len = 79149.9, overlap = 67.5
PHY-3002 : Step(19): len = 76770.3, overlap = 67.5
PHY-3002 : Step(20): len = 70300.9, overlap = 67.5
PHY-3002 : Step(21): len = 65702.3, overlap = 68.125
PHY-3002 : Step(22): len = 62305, overlap = 68.4375
PHY-3002 : Step(23): len = 57741.9, overlap = 71.3438
PHY-3002 : Step(24): len = 53589.6, overlap = 73.6562
PHY-3002 : Step(25): len = 51711.5, overlap = 73.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.87948e-06
PHY-3002 : Step(26): len = 50334.6, overlap = 74.5625
PHY-3002 : Step(27): len = 50700.8, overlap = 75.1562
PHY-3002 : Step(28): len = 49318.9, overlap = 72.5312
PHY-3002 : Step(29): len = 49458.8, overlap = 69.5625
PHY-3002 : Step(30): len = 49360.2, overlap = 60.0625
PHY-3002 : Step(31): len = 47288.6, overlap = 58.5938
PHY-3002 : Step(32): len = 47344.1, overlap = 60.25
PHY-3002 : Step(33): len = 46539.5, overlap = 61.25
PHY-3002 : Step(34): len = 45207.1, overlap = 62.3125
PHY-3002 : Step(35): len = 44701.9, overlap = 62.75
PHY-3002 : Step(36): len = 42378.8, overlap = 63.5938
PHY-3002 : Step(37): len = 41078.7, overlap = 64.5312
PHY-3002 : Step(38): len = 39447.1, overlap = 68.0312
PHY-3002 : Step(39): len = 37478.5, overlap = 68.2188
PHY-3002 : Step(40): len = 36502.9, overlap = 75.5625
PHY-3002 : Step(41): len = 35469.9, overlap = 76.0312
PHY-3002 : Step(42): len = 35001.5, overlap = 77.1875
PHY-3002 : Step(43): len = 34137.7, overlap = 76.9062
PHY-3002 : Step(44): len = 33709.5, overlap = 76.3125
PHY-3002 : Step(45): len = 33143.4, overlap = 76.1875
PHY-3002 : Step(46): len = 32963.5, overlap = 73.8125
PHY-3002 : Step(47): len = 32595.7, overlap = 73.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.75896e-06
PHY-3002 : Step(48): len = 32774.8, overlap = 75.2188
PHY-3002 : Step(49): len = 32783.1, overlap = 75.1562
PHY-3002 : Step(50): len = 32845, overlap = 75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.15179e-05
PHY-3002 : Step(51): len = 33414.8, overlap = 79.25
PHY-3002 : Step(52): len = 33597.5, overlap = 79.25
PHY-3002 : Step(53): len = 33894.6, overlap = 81.2188
PHY-3002 : Step(54): len = 34293.3, overlap = 73.625
PHY-3002 : Step(55): len = 34589.7, overlap = 68.9375
PHY-3002 : Step(56): len = 34641.4, overlap = 68.625
PHY-3002 : Step(57): len = 34711.9, overlap = 68.4062
PHY-3002 : Step(58): len = 34754.3, overlap = 70.5938
PHY-3002 : Step(59): len = 34764.6, overlap = 70.2812
PHY-3002 : Step(60): len = 34703.4, overlap = 74.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.30358e-05
PHY-3002 : Step(61): len = 35104.5, overlap = 76.9062
PHY-3002 : Step(62): len = 35225.6, overlap = 72.2188
PHY-3002 : Step(63): len = 35443.4, overlap = 72.4062
PHY-3002 : Step(64): len = 35519.7, overlap = 72.3125
PHY-3002 : Step(65): len = 35616.2, overlap = 72.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.60717e-05
PHY-3002 : Step(66): len = 35851.8, overlap = 72.2812
PHY-3002 : Step(67): len = 35994.9, overlap = 69.9688
PHY-3002 : Step(68): len = 36580.2, overlap = 65.5312
PHY-3002 : Step(69): len = 36671.7, overlap = 65.4688
PHY-3002 : Step(70): len = 36645.1, overlap = 67.3438
PHY-3002 : Step(71): len = 36614, overlap = 64.9062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015118s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (206.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1708 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043394s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (108.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.38652e-06
PHY-3002 : Step(72): len = 41586.8, overlap = 39.0938
PHY-3002 : Step(73): len = 41656.2, overlap = 39
PHY-3002 : Step(74): len = 41546.9, overlap = 38.3438
PHY-3002 : Step(75): len = 41655.5, overlap = 38.1875
PHY-3002 : Step(76): len = 41519.3, overlap = 38.0938
PHY-3002 : Step(77): len = 41565.5, overlap = 36.9062
PHY-3002 : Step(78): len = 41424.9, overlap = 35.1562
PHY-3002 : Step(79): len = 41506.5, overlap = 34.8438
PHY-3002 : Step(80): len = 41566.8, overlap = 33.4375
PHY-3002 : Step(81): len = 41651.4, overlap = 29.3438
PHY-3002 : Step(82): len = 41966.7, overlap = 23.8438
PHY-3002 : Step(83): len = 41550.4, overlap = 23.625
PHY-3002 : Step(84): len = 41387.9, overlap = 21.8438
PHY-3002 : Step(85): len = 41337.9, overlap = 21.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8773e-05
PHY-3002 : Step(86): len = 41087.8, overlap = 21.25
PHY-3002 : Step(87): len = 41086.4, overlap = 21.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75461e-05
PHY-3002 : Step(88): len = 40982.4, overlap = 21.3438
PHY-3002 : Step(89): len = 41005.4, overlap = 21.4062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1708 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.041689s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.65598e-05
PHY-3002 : Step(90): len = 41182.2, overlap = 58.3125
PHY-3002 : Step(91): len = 41407.2, overlap = 57.875
PHY-3002 : Step(92): len = 41652.5, overlap = 57.4375
PHY-3002 : Step(93): len = 42458.9, overlap = 54.9688
PHY-3002 : Step(94): len = 42582.2, overlap = 51.6562
PHY-3002 : Step(95): len = 42694, overlap = 45.8438
PHY-3002 : Step(96): len = 42650.9, overlap = 41.0625
PHY-3002 : Step(97): len = 42259.6, overlap = 42.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.31196e-05
PHY-3002 : Step(98): len = 42085.3, overlap = 42.4375
PHY-3002 : Step(99): len = 42044.2, overlap = 42.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106239
PHY-3002 : Step(100): len = 41975.5, overlap = 42.9062
PHY-3002 : Step(101): len = 41975.5, overlap = 42.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000212478
PHY-3002 : Step(102): len = 42596.1, overlap = 41.5312
PHY-3002 : Step(103): len = 43129.7, overlap = 42.0312
PHY-3002 : Step(104): len = 43545.4, overlap = 39.5
PHY-3002 : Step(105): len = 43801.1, overlap = 38.7188
PHY-3002 : Step(106): len = 43850.1, overlap = 39.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7841, tnet num: 1708, tinst num: 1529, tnode num: 10626, tedge num: 12935.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 78.78 peak overflow 4.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1710.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55976, over cnt = 234(0%), over = 889, worst = 20
PHY-1001 : End global iterations;  0.138458s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (112.9%)

PHY-1001 : Congestion index: top1 = 36.96, top5 = 23.87, top10 = 16.55, top15 = 11.80.
PHY-1001 : End incremental global routing;  0.186246s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (117.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1708 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042600s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1512 has valid locations, 30 needs to be replaced
PHY-3001 : design contains 1558 instances, 594 luts, 753 seqs, 165 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 44242.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7957, tnet num: 1737, tinst num: 1558, tnode num: 10829, tedge num: 13109.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.185034s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(107): len = 44631.6, overlap = 4.0625
PHY-3002 : Step(108): len = 45079.8, overlap = 4.0625
PHY-3002 : Step(109): len = 45385.8, overlap = 4.0625
PHY-3002 : Step(110): len = 45455.2, overlap = 4.0625
PHY-3002 : Step(111): len = 45455.3, overlap = 4.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.042234s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00308287
PHY-3002 : Step(112): len = 45444.9, overlap = 39.5312
PHY-3002 : Step(113): len = 45444.9, overlap = 39.5312
PHY-3001 : Final: Len = 45444.9, Over = 39.5312
PHY-3001 : End incremental placement;  0.386012s wall, 0.343750s user + 0.250000s system = 0.593750s CPU (153.8%)

OPT-1001 : Total overflow 78.84 peak overflow 4.28
OPT-1001 : End high-fanout net optimization;  0.655353s wall, 0.750000s user + 0.265625s system = 1.015625s CPU (155.0%)

OPT-1001 : Current memory(MB): used = 187, reserve = 156, peak = 187.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1157/1739.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 57688, over cnt = 231(0%), over = 878, worst = 20
PHY-1002 : len = 61936, over cnt = 170(0%), over = 419, worst = 16
PHY-1002 : len = 65256, over cnt = 52(0%), over = 113, worst = 7
PHY-1002 : len = 66584, over cnt = 5(0%), over = 10, worst = 3
PHY-1002 : len = 66648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.138915s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (112.5%)

PHY-1001 : Congestion index: top1 = 32.44, top5 = 24.18, top10 = 18.00, top15 = 13.29.
OPT-1001 : End congestion update;  0.187178s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (108.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042186s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.1%)

OPT-0007 : Start: WNS 98 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 98 TNS 0 NUM_FEPS 0 with 5 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 98 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 98 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 4: improved WNS 98 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.232369s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (100.9%)

OPT-1001 : Current memory(MB): used = 184, reserve = 153, peak = 187.
OPT-1001 : End physical optimization;  1.040569s wall, 1.250000s user + 0.281250s system = 1.531250s CPU (147.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 594 LUT to BLE ...
SYN-4008 : Packed 594 LUT and 185 SEQ to BLE.
SYN-4003 : Packing 568 remaining SEQ's ...
SYN-4005 : Packed 310 SEQ with LUT/SLICE
SYN-4006 : 129 single LUT's are left
SYN-4006 : 258 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 852/1145 primitive instances ...
PHY-3001 : End packing;  0.061718s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.3%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 684 instances
RUN-1001 : 318 mslices, 318 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1560 nets
RUN-1001 : 614 nets have 2 pins
RUN-1001 : 807 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 682 instances, 636 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 46459.4, Over = 55.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6864, tnet num: 1558, tinst num: 682, tnode num: 8923, tedge num: 11614.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.175229s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.07746e-05
PHY-3002 : Step(114): len = 45970.3, overlap = 55.25
PHY-3002 : Step(115): len = 46080, overlap = 53.5
PHY-3002 : Step(116): len = 45723.1, overlap = 53.75
PHY-3002 : Step(117): len = 45661.3, overlap = 53.5
PHY-3002 : Step(118): len = 45610.7, overlap = 52.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.15491e-05
PHY-3002 : Step(119): len = 45619.1, overlap = 52
PHY-3002 : Step(120): len = 45880.9, overlap = 51.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123098
PHY-3002 : Step(121): len = 46637.3, overlap = 48.5
PHY-3002 : Step(122): len = 48131.8, overlap = 42.75
PHY-3002 : Step(123): len = 48496.4, overlap = 42.5
PHY-3002 : Step(124): len = 48385.1, overlap = 42
PHY-3002 : Step(125): len = 48446, overlap = 40.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.130302s wall, 0.125000s user + 0.406250s system = 0.531250s CPU (407.7%)

PHY-3001 : Trial Legalized: Len = 61020.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037162s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000775817
PHY-3002 : Step(126): len = 58065.7, overlap = 3
PHY-3002 : Step(127): len = 56480.7, overlap = 6.5
PHY-3002 : Step(128): len = 54692.2, overlap = 13
PHY-3002 : Step(129): len = 53537.4, overlap = 15.75
PHY-3002 : Step(130): len = 52887.6, overlap = 17
PHY-3002 : Step(131): len = 52618.3, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00155163
PHY-3002 : Step(132): len = 53038.7, overlap = 17.75
PHY-3002 : Step(133): len = 53249.1, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00310327
PHY-3002 : Step(134): len = 53408.8, overlap = 18.25
PHY-3002 : Step(135): len = 53508.9, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006828s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (228.9%)

PHY-3001 : Legalized: Len = 58489.3, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005676s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 15 instances has been re-located, deltaX = 2, deltaY = 15, maxDist = 2.
PHY-3001 : Final: Len = 58701.3, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6864, tnet num: 1558, tinst num: 682, tnode num: 8923, tedge num: 11614.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 78/1560.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 74120, over cnt = 222(0%), over = 355, worst = 5
PHY-1002 : len = 75248, over cnt = 125(0%), over = 196, worst = 5
PHY-1002 : len = 77512, over cnt = 9(0%), over = 20, worst = 5
PHY-1002 : len = 77608, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 77640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.243445s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (121.9%)

PHY-1001 : Congestion index: top1 = 32.28, top5 = 25.08, top10 = 19.85, top15 = 15.61.
PHY-1001 : End incremental global routing;  0.289598s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (113.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032210s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.354926s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (110.1%)

OPT-1001 : Current memory(MB): used = 184, reserve = 154, peak = 187.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1380/1560.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006537s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (239.0%)

PHY-1001 : Congestion index: top1 = 32.28, top5 = 25.08, top10 = 19.85, top15 = 15.61.
OPT-1001 : End congestion update;  0.049376s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (126.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023972s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.2%)

OPT-0007 : Start: WNS -51 TNS -51 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 666 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 682 instances, 636 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 58657.4, Over = 0
PHY-3001 : End spreading;  0.005200s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 58657.4, Over = 0
PHY-3001 : End incremental legalization;  0.029854s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (575.7%)

OPT-0007 : Iter 1: improved WNS -51 TNS -51 NUM_FEPS 1 with 1 cells processed and 50 slack improved
OPT-0007 : Iter 2: improved WNS -51 TNS -51 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.113514s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (234.0%)

OPT-1001 : Current memory(MB): used = 190, reserve = 159, peak = 190.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036235s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1372/1560.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77624, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 77656, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 77672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028811s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (216.9%)

PHY-1001 : Congestion index: top1 = 32.26, top5 = 25.09, top10 = 19.85, top15 = 15.62.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036636s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -51 TNS -51 NUM_FEPS 1
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.896552
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -51ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 666 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 682 instances, 636 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 58657.4, Over = 0
PHY-3001 : End spreading;  0.005085s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 58657.4, Over = 0
PHY-3001 : End incremental legalization;  0.037253s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036580s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1380/1560.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006815s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (229.3%)

PHY-1001 : Congestion index: top1 = 32.26, top5 = 25.09, top10 = 19.85, top15 = 15.62.
OPT-1001 : End congestion update;  0.057053s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037109s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (84.2%)

OPT-0007 : Start: WNS -51 TNS -51 NUM_FEPS 1
OPT-0007 : Iter 1: improved WNS -51 TNS -51 NUM_FEPS 1 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.095876s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (97.8%)

OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 191.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1380/1560.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006953s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (224.7%)

PHY-1001 : Congestion index: top1 = 32.26, top5 = 25.09, top10 = 19.85, top15 = 15.62.
OPT-1001 : End congestion update;  0.058146s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037080s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.4%)

OPT-0007 : Start: WNS -51 TNS -51 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 666 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 682 instances, 636 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 58679.4, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005085s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (307.3%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 58665.4, Over = 0
PHY-3001 : End incremental legalization;  0.036041s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.7%)

OPT-0007 : Iter 1: improved WNS 249 TNS 0 NUM_FEPS 0 with 3 cells processed and 300 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 666 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 682 instances, 636 slices, 25 macros(165 instances: 107 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 58667.4, Over = 0
PHY-3001 : End spreading;  0.005119s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (305.2%)

PHY-3001 : Final: Len = 58667.4, Over = 0
PHY-3001 : End incremental legalization;  0.036853s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.8%)

OPT-0007 : Iter 2: improved WNS 249 TNS 0 NUM_FEPS 0 with 1 cells processed and 78 slack improved
OPT-0007 : Iter 3: improved WNS 249 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 4: improved WNS 249 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.194164s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.6%)

OPT-1001 : Current memory(MB): used = 192, reserve = 161, peak = 192.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022526s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 192, reserve = 161, peak = 192.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022469s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.1%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1354/1560.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77640, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 77600, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 77648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030939s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (151.5%)

PHY-1001 : Congestion index: top1 = 31.98, top5 = 25.04, top10 = 19.87, top15 = 15.64.
RUN-1001 : End congestion update;  0.064732s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (120.7%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.087394s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (125.2%)

OPT-1001 : Current memory(MB): used = 192, reserve = 161, peak = 192.
OPT-1001 : End physical optimization;  1.276981s wall, 1.453125s user + 0.109375s system = 1.562500s CPU (122.4%)

RUN-1003 : finish command "place" in  6.347634s wall, 8.296875s user + 8.093750s system = 16.390625s CPU (258.2%)

RUN-1004 : used memory is 172 MB, reserved memory is 141 MB, peak memory is 192 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 684 instances
RUN-1001 : 318 mslices, 318 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1560 nets
RUN-1001 : 614 nets have 2 pins
RUN-1001 : 807 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6864, tnet num: 1558, tinst num: 682, tnode num: 8923, tedge num: 11614.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 318 mslices, 318 lslices, 11 pads, 30 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 73288, over cnt = 218(0%), over = 359, worst = 5
PHY-1002 : len = 74696, over cnt = 142(0%), over = 199, worst = 5
PHY-1002 : len = 76632, over cnt = 32(0%), over = 51, worst = 5
PHY-1002 : len = 77136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.269763s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (121.6%)

PHY-1001 : Congestion index: top1 = 32.37, top5 = 25.15, top10 = 19.76, top15 = 15.47.
PHY-1001 : End global routing;  0.320310s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (122.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 209, reserve = 178, peak = 221.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_6 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 473, reserve = 446, peak = 473.
PHY-1001 : End build detailed router design. 3.519469s wall, 3.421875s user + 0.093750s system = 3.515625s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 40664, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.236983s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 505, reserve = 480, peak = 505.
PHY-1001 : End phase 1; 1.242974s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (100.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 305472, over cnt = 56(0%), over = 56, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 507, reserve = 481, peak = 507.
PHY-1001 : End initial routed; 2.594224s wall, 3.046875s user + 0.187500s system = 3.234375s CPU (124.7%)

PHY-1001 : Update timing.....
PHY-1001 : 165/1407(11%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.413   |  -4.665   |   5   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.253174s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.7%)

PHY-1001 : Current memory(MB): used = 508, reserve = 482, peak = 508.
PHY-1001 : End phase 2; 2.847471s wall, 3.296875s user + 0.187500s system = 3.484375s CPU (122.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 15 pins with SWNS -1.175ns STNS -4.427ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.033133s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.3%)

PHY-1022 : len = 305512, over cnt = 59(0%), over = 59, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.047948s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 305008, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.088021s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (106.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 305048, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.035621s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (263.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 305064, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.026537s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.8%)

PHY-1001 : Update timing.....
PHY-1001 : 172/1407(12%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.175   |  -4.845   |   8   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.254155s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 24 feed throughs used by 22 nets
PHY-1001 : End commit to database; 0.260297s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.0%)

PHY-1001 : Current memory(MB): used = 523, reserve = 497, peak = 523.
PHY-1001 : End phase 3; 0.899542s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (106.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 6 pins with SWNS -1.175ns STNS -4.845ns FEP 8.
PHY-1001 : End OPT Iter 1; 0.027653s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.0%)

PHY-1022 : len = 305064, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.041498s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.175ns, -4.845ns, 8}
PHY-1001 : Update timing.....
PHY-1001 : 172/1407(12%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.175   |  -4.845   |   8   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.262978s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 24 feed throughs used by 22 nets
PHY-1001 : End commit to database; 0.257851s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (103.0%)

PHY-1001 : Current memory(MB): used = 524, reserve = 498, peak = 524.
PHY-1001 : End phase 4; 0.563396s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.8%)

PHY-1003 : Routed, final wirelength = 305064
PHY-1001 : Current memory(MB): used = 524, reserve = 498, peak = 524.
PHY-1001 : End export database. 0.009914s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  9.276109s wall, 9.609375s user + 0.343750s system = 9.953125s CPU (107.3%)

RUN-1003 : finish command "route" in  9.845717s wall, 10.234375s user + 0.359375s system = 10.593750s CPU (107.6%)

RUN-1004 : used memory is 479 MB, reserved memory is 452 MB, peak memory is 524 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      945   out of  19600    4.82%
#reg                      753   out of  19600    3.84%
#le                      1203
  #lut only               450   out of   1203   37.41%
  #reg only               258   out of   1203   21.45%
  #lut&reg                495   out of   1203   41.15%
#dsp                        0   out of     29    0.00%
#bram                      30   out of     64   46.88%
  #bram9k                  30
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                        Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck              232
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0         181
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di              29
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/sel3_syn_535.q0    24
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1         13


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1203   |780     |165     |760     |30      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |232    |200     |29      |101     |0       |0       |
|  U3_CRC                             |biss_crc6      |8      |8       |0       |6       |0       |0       |
|  U4_led                             |led            |64     |51      |9       |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |897    |520     |127     |609     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |897    |520     |127     |609     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |402    |172     |0       |402     |0       |0       |
|        reg_inst                     |register       |399    |169     |0       |399     |0       |0       |
|        tap_inst                     |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger        |495    |348     |127     |207     |0       |0       |
|        bus_inst                     |bus_top        |224    |154     |70      |87      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |63     |45      |18      |24      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |20     |12      |8       |8       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |19     |13      |6       |5       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |81     |53      |28      |25      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |28     |18      |10      |12      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |155    |109     |29      |79      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       603   
    #2          2       569   
    #3          3       148   
    #4          4        90   
    #5        5-10       87   
    #6        11-50      40   
    #7       51-100      1    
    #8       101-500     4    
  Average     3.12            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6864, tnet num: 1558, tinst num: 682, tnode num: 8923, tedge num: 11614.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1558 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_6
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: b293f07228ad2ef3ef1a94dc0d4c304f06c16df29a2a52f332b417a6932d25c4 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 682
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1560, pip num: 18208
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 24
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1446 valid insts, and 46348 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110101110110101011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.613063s wall, 22.046875s user + 0.156250s system = 22.203125s CPU (849.7%)

RUN-1004 : used memory is 493 MB, reserved memory is 469 MB, peak memory is 670 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240914_144908.log"
