INFO: [VRFC 10-2263] Analyzing Verilog file "E:/coding/verilog/Verilog/add4/add4.srcs/sources_1/new/add_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-311] analyzing module single_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/coding/verilog/Verilog/add4/add4.srcs/sim_1/new/test2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/coding/verilog/Verilog/add4/add4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
