
---------- Begin Simulation Statistics ----------
final_tick                                16834366000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88671                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662864                       # Number of bytes of host memory used
host_op_rate                                   100956                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   304.05                       # Real time elapsed on the host
host_tick_rate                               55366638                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    26960619                       # Number of instructions simulated
sim_ops                                      30695835                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016834                       # Number of seconds simulated
sim_ticks                                 16834366000                       # Number of ticks simulated
system.cpu.committedInsts                    26960619                       # Number of instructions committed
system.cpu.committedOps                      30695835                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.248812                       # CPI: cycles per instruction
system.cpu.discardedOps                          2081                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                          923592                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.800761                       # IPC: instructions per cycle
system.cpu.numCycles                         33668732                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                16911376     55.09%     55.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                  67960      0.22%     55.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               14      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                7876485     25.66%     80.97% # Class of committed instruction
system.cpu.op_class_0::MemWrite               5840000     19.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 30695835                       # Class of committed instruction
system.cpu.tickCycles                        32745140                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8546                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4619693                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3328704                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               625                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2581329                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2580304                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.960292                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  271850                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          271710                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             271560                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              150                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           86                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     13236880                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13236880                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13236903                       # number of overall hits
system.cpu.dcache.overall_hits::total        13236903                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4541                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4541                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4550                       # number of overall misses
system.cpu.dcache.overall_misses::total          4550                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    266055500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    266055500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    266055500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    266055500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13241421                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13241421                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13241453                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13241453                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000343                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000343                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000344                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58589.627835                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58589.627835                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58473.736264                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58473.736264                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.dcache.writebacks::total                90                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           67                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           67                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4481                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    257818000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    257818000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    258227500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    258227500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000338                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000338                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000338                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000338                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57625.838176                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57625.838176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57627.203749                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57627.203749                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3460                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7600789                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7600789                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    257537500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    257537500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7605182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7605182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000578                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000578                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58624.516276                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58624.516276                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    252822500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    252822500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000577                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000577                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57629.929337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57629.929337                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5636091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5636091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8518000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8518000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5636239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5636239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57554.054054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57554.054054                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           61                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           87                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4995500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4995500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57419.540230                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57419.540230                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.281250                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.281250                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       409500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       409500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.218750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.218750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        58500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        58500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       135795                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       135795                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       171000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       171000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       135798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       135798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        57000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        57000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        56000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        56000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       135798                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       135798                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       135798                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       135798                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  16834366000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           233.098334                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13512980                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4484                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3013.599465                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   233.098334                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.227635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.227635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          331                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          642                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27030582                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27030582                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16834366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16834366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16834366000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            11415328                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            6655349                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           3531614                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      8557212                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8557212                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8557212                       # number of overall hits
system.cpu.icache.overall_hits::total         8557212                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          477                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            477                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          477                       # number of overall misses
system.cpu.icache.overall_misses::total           477                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27054000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27054000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27054000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27054000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8557689                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8557689                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8557689                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8557689                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56716.981132                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56716.981132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56716.981132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56716.981132                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          125                       # number of writebacks
system.cpu.icache.writebacks::total               125                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          477                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          477                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          477                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          477                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26578000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26578000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26578000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26578000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55719.077568                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55719.077568                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55719.077568                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55719.077568                       # average overall mshr miss latency
system.cpu.icache.replacements                    125                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8557212                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8557212                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          477                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           477                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27054000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27054000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8557689                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8557689                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56716.981132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56716.981132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          477                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          477                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26578000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26578000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55719.077568                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55719.077568                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  16834366000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           298.777333                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8557688                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               476                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17978.336134                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   298.777333                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.583549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.583549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17115854                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17115854                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16834366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16834366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16834366000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  16834366000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                 26960619                       # Number of Instructions committed
system.cpu.thread_0.numOps                   30695835                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.031710226500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14405                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                179                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        209                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4961                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      209                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4961                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  209                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     448.636364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    126.570737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    966.175478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             6     54.55%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            11                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.272727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.245333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     36.36%     36.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     63.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            11                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  317504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                13376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     18.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   16834364500                       # Total gap between requests
system.mem_ctrls.avgGap                    3256163.35                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       286784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        12160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1748803.608047965681                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 17035628.190571594983                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 722331.925063290168                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          477                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4484                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          209                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     11624750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    115987000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 486503709500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24370.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25866.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2327768944.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       286976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        317440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         5760                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         5760                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          476                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4484                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4960                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           90                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            90                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1809632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     17047033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         18856665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1809632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1809632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       342157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          342157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       342157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1809632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     17047033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        19198822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4941                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 190                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           30                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                34968000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              24705000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          127611750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7077.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25827.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4480                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                156                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.67                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          493                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   665.574037                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   512.617412                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   347.899605                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           41      8.32%      8.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           47      9.53%     17.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           48      9.74%     27.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           16      3.25%     30.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           27      5.48%     36.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            9      1.83%     38.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          132     26.77%     64.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      0.61%     65.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          170     34.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          493                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                316224                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              12160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               18.784432                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.722332                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  16834366000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1692180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          899415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       17364480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        266220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1328851680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    528755940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6019128480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    7896958395                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.097464                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  15642759500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    562120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    629486500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         1842120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          971520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       17914260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        725580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1328851680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    510381420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   6034601760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    7895288340                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   468.998259                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  15683346250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    562120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    588899750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  16834366000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4873                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           90                       # Transaction distribution
system.membus.trans_dist::WritebackClean          125                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3370                       # Transaction distribution
system.membus.trans_dist::ReadExReq                87                       # Transaction distribution
system.membus.trans_dist::ReadExResp               87                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            477                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4397                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1078                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12428                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  13506                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        38464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       292736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  331200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4961                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006853                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.082510                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4927     99.31%     99.31% # Request fanout histogram
system.membus.snoop_fanout::1                      34      0.69%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4961                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16834366000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            11635500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2524000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23631750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
