// Copyright (c) 2025-2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

/// @file spill_manager.h
/// @brief Per-kernel scratch reservation for DBI spill/fill slots.

#ifndef ROCJITSU_CODE_PATCH_SPILL_MANAGER_H_
#define ROCJITSU_CODE_PATCH_SPILL_MANAGER_H_

#include "rocjitsu/code/rj_code.h"
#include "rocjitsu/isa/register_set.h"
#include "util/bit.h"

#include <cstddef>
#include <cstdint>
#include <limits>
#include <optional>
#include <span>
#include <unordered_map>
#include <utility> // for std::pair
#include <vector>

namespace rocjitsu {

/// @brief Monotonic byte-range allocator for one kernel's private segment.
///
/// @details This deliberately knows nothing about register identity or spill
/// lifetime. DBI layers stable register-to-slot mapping on top; semantic DBT
/// creates short-lived frames on top. Keeping the common range arithmetic next
/// to SpillManager avoids a separate one-struct allocator header while both
/// users retain their independent allocation policies.
class PrivateSegmentCursor final {
public:
  /// @brief Begin allocation at the first byte not owned by an earlier policy.
  explicit PrivateSegmentCursor(uint32_t first_byte) : cursor_(first_byte) {}

  /// @brief Compute the next aligned allocation without advancing the cursor.
  /// @param byte_count Number of contiguous bytes requested.
  /// @param alignment Required power-of-two byte alignment for the returned base.
  /// @param limit Exclusive upper bound for the allocation.
  /// @returns The aligned base, or std::nullopt for an invalid or overflowing range.
  [[nodiscard]] std::optional<uint32_t>
  preview(uint32_t byte_count, uint32_t alignment,
          uint32_t limit = std::numeric_limits<uint32_t>::max()) const {
    if (byte_count == 0 || alignment == 0)
      return std::nullopt;
    const uint64_t base =
        util::align_up(static_cast<uint64_t>(cursor_), static_cast<uint64_t>(alignment));
    if (base + byte_count > limit)
      return std::nullopt;
    return static_cast<uint32_t>(base);
  }

  /// @brief Allocate the next aligned range and advance the high-water mark.
  [[nodiscard]] std::optional<uint32_t>
  allocate(uint32_t byte_count, uint32_t alignment,
           uint32_t limit = std::numeric_limits<uint32_t>::max()) {
    auto base = preview(byte_count, alignment, limit);
    if (!base)
      return std::nullopt;
    cursor_ = *base + byte_count;
    return base;
  }

  /// @brief One-past-end byte of all successfully allocated ranges.
  [[nodiscard]] uint32_t high_water_mark() const { return cursor_; }

private:
  uint32_t cursor_ = 0;
};

/// @brief Per-kernel scratch reservation for DBI spill/fill slots.
///
/// Appends a "DBI spill zone" to the kernel's existing per-lane scratch
/// segment and hands out stable byte offsets within per-lane scratch for
/// each spilled register. Allocation is idempotent: spilling the same
/// register twice returns the same offset.
class SpillManager final {
public:
  /// @brief Slot unit in bytes. Every spilled register occupies one slot per
  ///        32-bit lane (a 64-bit pair gets two consecutive slots).
  static constexpr uint32_t kSlotBytes = 4;

  /// @brief DBI spill zone is appended at the next multiple of this alignment
  ///        above the kernel's existing private_segment_fixed_size.
  static constexpr uint32_t kDbiZoneAlignment = 16;

  /// @param original_private_bytes  Existing private_segment_fixed_size from
  ///                                the kernel descriptor.
  /// @param per_lane_scratch_limit  Hard cap (bytes) for the bumped per-lane
  ///                                scratch. Allocations that would push
  ///                                total_private_bytes() past this cap fail.
  /// @note If @p original_private_bytes (rounded up to @c kDbiZoneAlignment)
  ///       already exceeds @p per_lane_scratch_limit, every allocation will
  ///       fail; the manager is constructible but unusable.
  SpillManager(uint32_t original_private_bytes, uint32_t per_lane_scratch_limit);

  /// @brief Allocate a single 32-bit slot for @p reg.
  /// @returns Byte offset within per-lane scratch of the slot for @p reg, or
  ///          nullopt if allocation would exceed @c per_lane_scratch_limit, or
  ///          if @p reg.cls is not tracked by RegisterSet, or if @p reg.index
  ///          is past the per-class hardware bound.
  ///          Idempotent for the same @p reg (cache hit returns the existing
  ///          offset even when the limit is otherwise exhausted).
  /// @note The @c width field of @p reg is IGNORED — only @c (cls, index)
  ///       determines the slot key. Use @c allocate_slots for multi-lane refs.
  [[nodiscard]] std::optional<uint32_t> allocate_slot(RegisterRef reg);

  /// @brief Allocate @p width consecutive 32-bit slots starting at @p reg.
  /// @param width Number of consecutive 32-bit slots; must be >= 1. Width 0
  ///              returns nullopt.
  /// @returns Byte offset of the first slot, or nullopt on overflow or if
  ///          @p reg.index + @p width would exceed UINT16_MAX.
  /// @note width=2 is the common case (SGPR pair, 64-bit VGPR pair).
  ///       On failure the manager is unchanged: the underlying @c reserve
  ///       call performs an upfront capacity check before mutating, so a
  ///       partially-completed allocation never becomes visible.
  [[nodiscard]] std::optional<uint32_t> allocate_slots(RegisterRef reg, unsigned width);

  /// @brief Allocate slots for every register in @p set.
  /// @returns true on success. On failure the manager is unchanged — the
  ///          capacity check runs upfront across all new registers, so no
  ///          partial commit is possible.
  /// @note An empty set or a set whose registers are all already cached
  ///       returns true even on an over-limit manager — no new bytes are
  ///       requested, so no capacity check fires.
  [[nodiscard]] bool reserve(const RegisterSet &set);

  /// @returns The bumped total per-lane scratch bytes.
  [[nodiscard]] uint32_t total_private_bytes() const { return slots_.high_water_mark(); }

  /// @returns Slot offset previously allocated for @p reg, or nullopt.
  [[nodiscard]] std::optional<uint32_t> offset_for(RegisterRef reg) const;

private:
  /// Hash for (RegClass, register-index). RegClass fits in 8 bits and the
  /// index in 16, so the combined key is collision-free in 32 bits.
  struct RegKeyHash {
    size_t operator()(const std::pair<RegClass, uint16_t> &k) const noexcept {
      return (static_cast<size_t>(k.first) << 16) | k.second;
    }
  };

  uint32_t limit_;             ///< Hard per-lane scratch cap (end <= limit is valid).
  PrivateSegmentCursor slots_; ///< Shared range arithmetic; DBI owns stable slot identity.
  std::unordered_map<std::pair<RegClass, uint16_t>, uint32_t, RegKeyHash> reg_to_offset_;
};

/// @brief Standalone save/restore program for one ordinary VGPR window.
///
/// @details Each register receives one stable B32 per-lane slot. Save and
/// restore end in zero-threshold waits so callers can safely clobber the
/// window after save and resume guest code after restore. The instructions
/// run under the caller's current EXEC mask and do not modify EXEC. These
/// conservative waits also drain older wave scratch stores/loads; relaxing
/// that ordering requires a hardware-backed same-address ordering proof.
struct VgprSpillSequence {
  uint16_t vgpr_base = 0;
  uint16_t vgpr_count = 0;
  std::vector<uint32_t> slot_offsets;
  std::vector<uint32_t> save_words;
  std::vector<uint32_t> restore_words;
  uint32_t total_private_bytes = 0;
  bool uses_dynamic_stack_frame = false;
};

/// @brief Reserve slots and encode a gfx1201 VGPR spill/fill sequence.
///
/// @returns A complete sequence, or nullopt for an unsupported architecture,
/// invalid VGPR range, unencodable slot, or capacity failure. On failure
/// @p manager is unchanged.
[[nodiscard]] std::optional<VgprSpillSequence> build_vgpr_spill_sequence(SpillManager &manager,
                                                                         uint16_t vgpr_base,
                                                                         uint16_t vgpr_count,
                                                                         rj_code_arch_t arch);

/// @brief Encode a site-local dynamic-stack frame around one VGPR spill window.
///
/// @details Follows the AMDGPU callable-function convention used by dynamic
/// stack kernels: save the current frame base, set it to the stack top,
/// advance the top by the temporary frame size, then reverse those operations
/// after filling the VGPRs. The SCC value is restored before guest code runs.
/// No descriptor growth is needed because the loader already
/// allocates the kernel's dynamic stack.
[[nodiscard]] std::optional<VgprSpillSequence> build_dynamic_stack_vgpr_spill_sequence(
    uint16_t vgpr_base, uint16_t vgpr_count, uint16_t stack_top_sgpr, uint16_t frame_base_sgpr,
    uint16_t saved_frame_base_sgpr, uint16_t saved_scc_sgpr, rj_code_arch_t arch);

enum class SpillDescriptorUpdate : uint8_t {
  Updated,
  Unchanged,
  InvalidDescriptor,
  InvalidPrivateSize,
  DynamicStack,
};

/// @brief Grow one kernel descriptor's fixed private segment for spill slots.
///
/// @details Sets ENABLE_PRIVATE_SEGMENT when needed and preserves all other
/// descriptor fields. For a dynamic-stack spill frame, @p required_private_bytes
/// is the compiler maximum plus the instrumentation frame depth; the emitted
/// accesses remain relative to the runtime frame base.
[[nodiscard]] SpillDescriptorUpdate
update_kernel_descriptor_for_spills(std::span<uint8_t> image, uint64_t descriptor_file_offset,
                                    uint32_t required_private_bytes, bool uses_dynamic_stack);

} // namespace rocjitsu

#endif // ROCJITSU_CODE_PATCH_SPILL_MANAGER_H_
