
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75354                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382580                       # Number of bytes of host memory used
host_op_rate                                    84827                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 82867.38                       # Real time elapsed on the host
host_tick_rate                               24864449                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6244349677                       # Number of instructions simulated
sim_ops                                    7029370221                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.060452                       # Number of seconds simulated
sim_ticks                                2060451666330                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   319                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9797894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19595782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     92.125586                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       279665423                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    303569764                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      4069920                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    617645863                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     21438986                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     21440397                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1411                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       719530301                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        26516606                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           82                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1123287750                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1034592519                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      4068856                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          695194138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     272761019                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     47111679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     56634646                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   4244349676                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4778357285                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4931993247                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.968849                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.080922                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3406887637     69.08%     69.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    637578181     12.93%     82.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    337903620      6.85%     88.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     85207610      1.73%     90.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     68120369      1.38%     91.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     29925446      0.61%     92.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     50113379      1.02%     93.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     43495986      0.88%     94.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    272761019      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4931993247                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     26346974                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        4399765820                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1069459321                       # Number of loads committed
system.switch_cpus.commit.membars            52345428                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2818124859     58.98%     58.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    266955847      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      5234391      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1069459321     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    618582867     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4778357285                       # Class of committed instruction
system.switch_cpus.commit.refs             1688042188                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          80981609                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          4244349676                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4778357285                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.164167                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.164167                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    4067096502                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1071                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    271249889                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4904489476                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        187033343                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         439002334                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        4131595                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5545                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     243866261                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           719530301                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         400397148                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4535848294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        134301                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             4423283265                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         8265318                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.145621                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    401149034                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    327621015                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.895197                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4941130036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.008016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.404182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3989498074     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        164097663      3.32%     84.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         68248535      1.38%     85.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         84106638      1.70%     87.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         90050810      1.82%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         60483787      1.22%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         47968498      0.97%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         16016461      0.32%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        420659570      8.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4941130036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      4269424                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        697720504                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.985052                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1763447963                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          619653386                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      1222902895                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1084675987                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     47276558                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       699975                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    621357254                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4834858912                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1143794577                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9015959                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4867269333                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       28849665                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     174023598                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        4131595                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     212060629                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       423975                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     66980564                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1736                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        88498                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     64164105                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     15216639                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2774379                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        88498                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       259879                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      4009545                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4256863753                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4794741921                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676070                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2877938583                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.970373                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4796598014                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       6260335861                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3648088241                       # number of integer regfile writes
system.switch_cpus.ipc                       0.858983                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.858983                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           57      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2836966522     58.18%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    266999047      5.48%     63.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       5234391      0.11%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1147248469     23.53%     87.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    619836803     12.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4876285292                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            80146386                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016436                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         7556452      9.43%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       48682871     60.74%     70.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      23907063     29.83%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4814154186                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  14497177909                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4713754348                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4810227968                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4787582353                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4876285292                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     47276559                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     56501535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       138492                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       164880                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     47500624                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4941130036                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.986877                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.746112                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3101849869     62.78%     62.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    752247022     15.22%     78.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    353259299      7.15%     85.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    218251223      4.42%     89.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    189285942      3.83%     93.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    120735325      2.44%     95.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     89865372      1.82%     97.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     62334494      1.26%     98.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     53301490      1.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4941130036                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.986876                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      142277435                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    276807589                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     80987573                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     81220975                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    130788912                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     40409707                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1084675987                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    621357254                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5081783849                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      188445440                       # number of misc regfile writes
system.switch_cpus.numCycles               4941131094                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1897715912                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4777859972                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      549688853                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        279062097                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       72745520                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        632295                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7664748446                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4866707358                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4879235041                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         575461088                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      100394943                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        4131595                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     832714444                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        101374972                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   6272858215                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1352044899                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     57911142                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1478739461                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     47440135                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     54082113                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           9494220012                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9679121086                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         53988301                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        26999285                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9797892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9797885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19595785                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9797890                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9357929                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3881340                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5916549                       # Transaction distribution
system.membus.trans_dist::ReadExReq            439963                       # Transaction distribution
system.membus.trans_dist::ReadExResp           439963                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9357930                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     14495123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     14898551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     29393674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29393674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    867907072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    883034624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1750941696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1750941696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9797893                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9797893    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9797893                       # Request fanout histogram
system.membus.reqLayer0.occupancy         29739692780                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         30074898387                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        92156498466                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9357929                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7762678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           41                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15714444                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           439963                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          439963                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            41                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9357889                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     29393554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              29393677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1750936192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1750946688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13679271                       # Total snoops (count)
system.tol2bus.snoopTraffic                 496811520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23477164                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.417337                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13679269     58.27%     58.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9797890     41.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23477164                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14645582517                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20428519335                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             85485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    618456064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         618458624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    249448448                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      249448448                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      4831688                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            4831708                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1948816                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1948816                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    300155580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            300156822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     121064935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           121064935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     121064935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    300155580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           421221757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3897632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   9663378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000111293104                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       219827                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       219827                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           16908057                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3684957                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    4831709                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1948816                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  9663418                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3897632                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1462656                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           951456                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           267512                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           734408                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1007044                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           333974                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           291370                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           347604                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           318650                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           196584                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          226624                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          369750                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          279444                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          626568                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          847564                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1402210                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           664560                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           552734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           429408                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           654255                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           163552                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              638                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           20444                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          103496                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          654216                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          654310                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                152537321402                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               48317090000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           333726408902                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15785.03                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34535.03                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 7206386                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3507770                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.57                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.00                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              9663418                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3897632                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                4803951                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                4807353                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  27738                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  24345                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                187454                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                188816                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                220385                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                220816                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                220491                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                220096                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                219955                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                219914                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                219830                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                219845                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                219842                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                219827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                219827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                219838                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                219838                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                219827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                219827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                219827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1360                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2846869                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   304.862753                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   224.365974                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   280.164109                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        17036      0.60%      0.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1540122     54.10%     54.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       509852     17.91%     72.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       261318      9.18%     81.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       104188      3.66%     85.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        61485      2.16%     87.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        51556      1.81%     89.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        51103      1.80%     91.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       250209      8.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2846869                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       219827                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     43.959168                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.131881                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.681417                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          801      0.36%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         6257      2.85%      3.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        26111     11.88%     15.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        37000     16.83%     31.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        44999     20.47%     52.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        31715     14.43%     66.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        24620     11.20%     78.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55        18575      8.45%     86.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59        17687      8.05%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         4837      2.20%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         6624      3.01%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          600      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       219827                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       219827                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.730365                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.714905                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.722558                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           30981     14.09%     14.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             725      0.33%     14.42% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          186051     84.64%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             726      0.33%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1344      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       219827                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             618458752                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              249447232                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              618458752                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           249448448                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      300.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      121.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   300.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   121.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.29                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2060451620745                       # Total gap between requests
system.mem_ctrls0.avgGap                    303877.89                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    618456192                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    249447232                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1242.446033475649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 300155641.651896238327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 121064345.296828120947                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      9663378                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3897632                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1679602                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 333724729300                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47874124346227                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     41990.05                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34535.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12282874.41                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   79.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8924250300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4743351525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        30469193160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        7480802880                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    764027045250                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    147821870880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1126116238635                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       546.538537                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 377159868055                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1614489038275                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         11402437200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          6060516330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        38527611360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       12864736980                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    825113353590                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     96381137760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1152999517860                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       559.585812                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 242918707158                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1748730199172                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    635668864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         635671552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    247363072                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      247363072                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      4966163                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4966184                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1932524                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1932524                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    308509476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            308510781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     120052839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           120052839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     120052839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    308509476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           428563620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3865048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   9932326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000162007346                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       217290                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       217290                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           17306601                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3654832                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    4966184                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1932524                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  9932368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3865048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1592350                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           909916                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           361226                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           700334                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           930372                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           425980                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           301596                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           338026                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           197664                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           358458                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          257286                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          233440                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          289664                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          546910                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          980872                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1508274                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           654336                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           552096                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           439632                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           654245                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           163552                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              638                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           91998                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          654216                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          654304                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.17                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                160131482326                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               49661840000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           346363382326                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16122.19                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34872.19                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 7281459                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3486147                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.31                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.20                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              9932368                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3865048                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4942270                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                4942560                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  23912                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  23622                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                191767                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                192321                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                217388                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                218705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                218530                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                217493                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                217711                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                217517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                217292                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                217293                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                217293                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                217291                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                217314                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                217314                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                217291                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                217291                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                217290                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                217291                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   641                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3029773                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   291.451327                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   216.052602                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   270.725321                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        11826      0.39%      0.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1727156     57.01%     57.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       522914     17.26%     74.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       260749      8.61%     83.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        96777      3.19%     86.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        68117      2.25%     88.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        52516      1.73%     90.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        57533      1.90%     92.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       232185      7.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3029773                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       217290                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.709973                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.719356                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.859874                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27           74      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1721      0.79%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        23676     10.90%     11.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        36093     16.61%     28.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        42808     19.70%     48.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        28241     13.00%     61.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        28181     12.97%     74.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        20103      9.25%     83.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59        13130      6.04%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         6870      3.16%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         6139      2.83%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         7120      3.28%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         2974      1.37%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           79      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           36      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           45      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       217290                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       217290                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.787367                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.773940                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.674476                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           25048     11.53%     11.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             308      0.14%     11.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          189699     87.30%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             289      0.13%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1926      0.89%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       217290                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             635671552                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              247361088                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              635671552                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           247363072                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      308.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      120.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   308.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   120.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.35                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.41                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2060451396816                       # Total gap between requests
system.mem_ctrls1.avgGap                    298672.07                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    635668864                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    247361088                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1304.568335149432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 308509476.047176480293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 120051876.024148806930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      9932326                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3865048                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1536370                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 346361845956                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 48012746660196                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     36580.24                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34872.18                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  12422289.88                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          9324825720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4956251025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        31220135520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        7314034320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    773928697650                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    139483952160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1128877621035                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       547.878720                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 355441169835                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1636207736495                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         12307796340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6541737510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        39696972000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       12861354420                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    819196696590                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    101363580000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1154617861500                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       560.371243                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 255918619421                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1735730286909                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      9797852                       # number of demand (read+write) misses
system.l2.demand_misses::total                9797893                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           41                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      9797852                       # number of overall misses
system.l2.overall_misses::total               9797893                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3717555                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 837558468666                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     837562186221                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3717555                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 837558468666                       # number of overall miss cycles
system.l2.overall_miss_latency::total    837562186221                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      9797852                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9797893                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9797852                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9797893                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90672.073171                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85483.886536                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85483.908246                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90672.073171                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85483.886536                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85483.908246                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3881340                       # number of writebacks
system.l2.writebacks::total                   3881340                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      9797852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9797893                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      9797852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9797893                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3366258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 753824212145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 753827578403                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3366258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 753824212145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 753827578403                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82103.853659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76937.701462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76937.723080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82103.853659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76937.701462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76937.723080                       # average overall mshr miss latency
system.l2.replacements                       13679271                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3881338                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3881338                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3881338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3881338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           41                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               41                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           41                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           41                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      5916508                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       5916508                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data       439963                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              439963                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  35800711008                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35800711008                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       439963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            439963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81372.094944                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81372.094944                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       439963                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         439963                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  32040121979                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  32040121979                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72824.582929                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72824.582929                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3717555                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3717555                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90672.073171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90672.073171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3366258                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3366258                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82103.853659                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82103.853659                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      9357889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9357889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 801757757658                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 801757757658                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9357889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9357889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85677.203230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85677.203230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      9357889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9357889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 721784090166                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 721784090166                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77131.080542                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77131.080542                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                    13679303                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13679303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.293483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    22.706428                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.290421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.709576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 327211751                       # Number of tag accesses
system.l2.tags.data_accesses                327211751                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939548333670                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2060451666330                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    400397087                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2402496870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099783                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    400397087                       # number of overall hits
system.cpu.icache.overall_hits::total      2402496870                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           60                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            853                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          793                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           60                       # number of overall misses
system.cpu.icache.overall_misses::total           853                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5263791                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5263791                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5263791                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5263791                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    400397147                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2402497723                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    400397147                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2402497723                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87729.850000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6170.915592                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87729.850000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6170.915592                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.icache.writebacks::total               210                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           41                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3768846                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3768846                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3768846                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3768846                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91923.073171                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91923.073171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91923.073171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91923.073171                       # average overall mshr miss latency
system.cpu.icache.replacements                    210                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    400397087                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2402496870                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           60                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           853                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5263791                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5263791                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    400397147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2402497723                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87729.850000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6170.915592                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3768846                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3768846                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91923.073171                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91923.073171                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.869149                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2402497704                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               834                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2880692.690647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   595.768052                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    28.101097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.045034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       93697412031                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      93697412031                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721694336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1506847072                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2228541408                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721694336                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1506847072                       # number of overall hits
system.cpu.dcache.overall_hits::total      2228541408                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7511651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     36197802                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       43709453                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7511651                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     36197802                       # number of overall misses
system.cpu.dcache.overall_misses::total      43709453                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2933409271119                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2933409271119                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2933409271119                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2933409271119                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729205987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1543044874                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2272250861                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729205987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1543044874                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2272250861                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019236                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.023459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019236                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81038.325783                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67111.552989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81038.325783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67111.552989                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2468                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     75338195                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          424012                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   117.523810                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   177.679394                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8971773                       # number of writebacks
system.cpu.dcache.writebacks::total           8971773                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     26400269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26400269                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     26400269                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26400269                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      9797533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9797533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      9797533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9797533                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 849792106920                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 849792106920                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 849792106920                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 849792106920                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006349                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004312                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006349                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004312                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86735.314586                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86735.314586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86735.314586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86735.314586                       # average overall mshr miss latency
system.cpu.dcache.replacements               17309384                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442202521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    935216267                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1377418788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3796395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     35743665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      39540060                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2895542129955                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2895542129955                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    445998916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    970959932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1416958848                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.036813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81008.540393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73230.595248                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     25947089                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     25947089                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9796576                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9796576                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 849712752654                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 849712752654                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006914                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86735.687311                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86735.687311                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279491815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    571630805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      851122620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       454137                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4169393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  37867141164                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37867141164                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283207071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    572084942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    855292013                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83382.638199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9082.171233                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       453180                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       453180                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     79354266                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     79354266                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82919.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82919.818182                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20099644                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     47111687                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     67211331                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          638                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          776                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     63684240                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63684240                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20099782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     47112325                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     67212107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 99818.557994                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 82067.319588                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          319                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          319                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          319                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          319                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     23473764                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23473764                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73585.467085                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73585.467085                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20099782                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     47111360                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     67211142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20099782                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     47111360                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     67211142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2380273521                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17309640                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            137.511440                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   114.516815                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   141.482727                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.447331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.552667                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       77030881160                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      77030881160                       # Number of data accesses

---------- End Simulation Statistics   ----------
