// Seed: 41138611
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input  id_1,
    output id_2
);
  always @(negedge id_1) begin
    if (1'd0) begin
      if (id_1) begin
        id_0 = 1;
      end
    end
  end
  assign id_0 = id_1;
  logic id_3;
endmodule
