<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1443</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1443-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1443.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-163</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:421px;left:69px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1443.html">Table&#160;35-20</a>&#160;lists the&#160;MSRs of uncore PMU for Intel processors&#160;with CPUID&#160;signature&#160;06_2AH.</p>
<p style="position:absolute;top:207px;left:80px;white-space:nowrap" class="ft02">63AH</p>
<p style="position:absolute;top:207px;left:137px;white-space:nowrap" class="ft02">1594</p>
<p style="position:absolute;top:207px;left:186px;white-space:nowrap" class="ft02">MSR_PP0_POLICY</p>
<p style="position:absolute;top:207px;left:371px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:207px;left:462px;white-space:nowrap" class="ft04">PP0 Balance Policy&#160;(R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-501.html">e Section 14.9.4,&#160;“PP0/PP1 RAPL Domains.”</a></p>
<p style="position:absolute;top:252px;left:81px;white-space:nowrap" class="ft02">640H</p>
<p style="position:absolute;top:252px;left:137px;white-space:nowrap" class="ft02">1600</p>
<p style="position:absolute;top:252px;left:186px;white-space:nowrap" class="ft02">MSR_PP1_POWER_LIMIT</p>
<p style="position:absolute;top:252px;left:371px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:252px;left:462px;white-space:nowrap" class="ft04">PP1 RAPL&#160;Power&#160;Limit&#160;Control (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-501.html">e Section 14.9.4,&#160;“PP0/PP1 RAPL Domains.”</a></p>
<p style="position:absolute;top:296px;left:81px;white-space:nowrap" class="ft02">641H</p>
<p style="position:absolute;top:296px;left:137px;white-space:nowrap" class="ft02">1601</p>
<p style="position:absolute;top:296px;left:186px;white-space:nowrap" class="ft02">MSR_PP1_ENERGY_STATUS</p>
<p style="position:absolute;top:296px;left:371px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:296px;left:462px;white-space:nowrap" class="ft04">PP1 Energy Status&#160;(R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-501.html">e Section 14.9.4,&#160;“PP0/PP1 RAPL Domains.”</a></p>
<p style="position:absolute;top:341px;left:81px;white-space:nowrap" class="ft02">642H</p>
<p style="position:absolute;top:341px;left:137px;white-space:nowrap" class="ft02">1602</p>
<p style="position:absolute;top:341px;left:186px;white-space:nowrap" class="ft02">MSR_PP1_POLICY</p>
<p style="position:absolute;top:341px;left:371px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:341px;left:462px;white-space:nowrap" class="ft04">PP1 Balance Policy&#160;(R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-501.html">e Section 14.9.4,&#160;“PP0/PP1 RAPL Domains.”</a></p>
<p style="position:absolute;top:386px;left:75px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-1423.html">e Table 35-18</a>,<a href="o_fe12b1e2a880e0ce-1442.html">&#160;Table&#160;35-19, a</a>nd<a href="o_fe12b1e2a880e0ce-1443.html">&#160;Table 35-20 f</a>or&#160;MSR definitions&#160;applicable&#160;to&#160;processors with CPUID signature 06_2AH.&#160;</p>
<p style="position:absolute;top:462px;left:169px;white-space:nowrap" class="ft03">Table&#160;35-20.&#160;&#160;Uncore&#160;PMU MSRs&#160;Supported by&#160;2nd Generation&#160;Intel®&#160;Core™ Processors&#160;</p>
<p style="position:absolute;top:487px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:504px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:504px;left:232px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:487px;left:401px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:504px;left:611px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:528px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:528px;left:141px;white-space:nowrap" class="ft02">Dec</p>
<p style="position:absolute;top:552px;left:81px;white-space:nowrap" class="ft02">391H</p>
<p style="position:absolute;top:552px;left:141px;white-space:nowrap" class="ft02">913</p>
<p style="position:absolute;top:552px;left:186px;white-space:nowrap" class="ft02">MSR_UNC_PERF_GLOBAL_</p>
<p style="position:absolute;top:568px;left:186px;white-space:nowrap" class="ft02">CTRL</p>
<p style="position:absolute;top:552px;left:380px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:552px;left:471px;white-space:nowrap" class="ft02">Uncore&#160;PMU&#160;global&#160;control</p>
<p style="position:absolute;top:592px;left:186px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:592px;left:471px;white-space:nowrap" class="ft02">Slice 0 select</p>
<p style="position:absolute;top:616px;left:186px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:616px;left:471px;white-space:nowrap" class="ft02">Slice 1 select</p>
<p style="position:absolute;top:640px;left:186px;white-space:nowrap" class="ft02">2</p>
<p style="position:absolute;top:640px;left:471px;white-space:nowrap" class="ft02">Slice 2 select</p>
<p style="position:absolute;top:664px;left:186px;white-space:nowrap" class="ft02">3</p>
<p style="position:absolute;top:664px;left:471px;white-space:nowrap" class="ft02">Slice 3 select</p>
<p style="position:absolute;top:688px;left:186px;white-space:nowrap" class="ft02">4</p>
<p style="position:absolute;top:688px;left:471px;white-space:nowrap" class="ft02">Slice 4 select</p>
<p style="position:absolute;top:712px;left:186px;white-space:nowrap" class="ft02">18:5</p>
<p style="position:absolute;top:712px;left:471px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:736px;left:186px;white-space:nowrap" class="ft02">29</p>
<p style="position:absolute;top:736px;left:471px;white-space:nowrap" class="ft02">Enable all uncore counters</p>
<p style="position:absolute;top:760px;left:186px;white-space:nowrap" class="ft02">30</p>
<p style="position:absolute;top:760px;left:471px;white-space:nowrap" class="ft02">Enable wake&#160;on PMI</p>
<p style="position:absolute;top:784px;left:186px;white-space:nowrap" class="ft02">31</p>
<p style="position:absolute;top:784px;left:471px;white-space:nowrap" class="ft02">Enable Freezing&#160;counter when&#160;overflow</p>
<p style="position:absolute;top:808px;left:186px;white-space:nowrap" class="ft02">63:32</p>
<p style="position:absolute;top:808px;left:471px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:832px;left:81px;white-space:nowrap" class="ft02">392H</p>
<p style="position:absolute;top:832px;left:141px;white-space:nowrap" class="ft02">914</p>
<p style="position:absolute;top:832px;left:186px;white-space:nowrap" class="ft02">MSR_UNC_PERF_GLOBAL_</p>
<p style="position:absolute;top:849px;left:186px;white-space:nowrap" class="ft02">STATUS</p>
<p style="position:absolute;top:832px;left:380px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:832px;left:471px;white-space:nowrap" class="ft02">Uncore&#160;PMU&#160;main&#160;status&#160;</p>
<p style="position:absolute;top:872px;left:186px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:872px;left:471px;white-space:nowrap" class="ft02">Fixed counter overflowed</p>
<p style="position:absolute;top:897px;left:186px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:897px;left:471px;white-space:nowrap" class="ft02">An ARB&#160;counter&#160;overflowed</p>
<p style="position:absolute;top:921px;left:186px;white-space:nowrap" class="ft02">2</p>
<p style="position:absolute;top:921px;left:471px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:944px;left:186px;white-space:nowrap" class="ft02">3</p>
<p style="position:absolute;top:944px;left:471px;white-space:nowrap" class="ft02">A&#160;CBox&#160;counter&#160;overflowed&#160;(on&#160;any slice)</p>
<p style="position:absolute;top:969px;left:186px;white-space:nowrap" class="ft02">63:4</p>
<p style="position:absolute;top:969px;left:471px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:993px;left:81px;white-space:nowrap" class="ft02">394H</p>
<p style="position:absolute;top:993px;left:141px;white-space:nowrap" class="ft02">916</p>
<p style="position:absolute;top:993px;left:186px;white-space:nowrap" class="ft02">MSR_UNC_PERF_FIXED_</p>
<p style="position:absolute;top:1009px;left:186px;white-space:nowrap" class="ft02">CTRL</p>
<p style="position:absolute;top:993px;left:380px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:993px;left:471px;white-space:nowrap" class="ft02">Uncore&#160;fixed&#160;counter&#160;control&#160;(R/W)</p>
<p style="position:absolute;top:1033px;left:186px;white-space:nowrap" class="ft02">19:0</p>
<p style="position:absolute;top:1033px;left:471px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:1057px;left:186px;white-space:nowrap" class="ft02">20</p>
<p style="position:absolute;top:1057px;left:471px;white-space:nowrap" class="ft02">Enable overflow&#160;propagation</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft03">Table 35-19.&#160; MSRs Supported by&#160;2nd Generation Intel® Core™ Processors&#160;(Intel®&#160;microarchitecture code name Sandy&#160;</p>
<p style="position:absolute;top:118px;left:404px;white-space:nowrap" class="ft03">Bridge) (Contd.)</p>
<p style="position:absolute;top:142px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:159px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:159px;left:228px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:142px;left:392px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:159px;left:606px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:182px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:182px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
