-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "01/22/2024 17:15:38"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	lab3_top IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk : IN std_logic;
	scl : INOUT std_logic;
	sda : INOUT std_logic;
	seg0 : OUT std_logic_vector(6 DOWNTO 0);
	seg1 : OUT std_logic_vector(6 DOWNTO 0);
	seg2 : OUT std_logic_vector(6 DOWNTO 0);
	seg3 : OUT std_logic_vector(6 DOWNTO 0);
	seg4 : OUT std_logic_vector(6 DOWNTO 0);
	bouton : IN std_logic;
	reset : IN std_logic
	);
END lab3_top;

-- Design Ports Information
-- seg0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- seg4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- scl	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sda	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- bouton	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF lab3_top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_seg0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_seg4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_bouton : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_new_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[1]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[8]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~2_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~5_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~1_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~0_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~2_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~3_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~4_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~6_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~5_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~7_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[25]~83\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \u0|timer_0|force_reload~0_combout\ : std_logic;
SIGNAL \u0|timer_0|force_reload~q\ : std_logic;
SIGNAL \u0|timer_0|control_wr_strobe~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~0_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~1_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_is_running~q\ : std_logic;
SIGNAL \u0|timer_0|always0~1_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[26]~85\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~8_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[27]~87\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_wr~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_rd~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[13]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[13]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[13]~25_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[13]~12_combout\ : std_logic;
SIGNAL \u0|timer_0|snap_strobe~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~26_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~2_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[13]~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[9]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[10]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[21]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[20]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[31]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[30]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[18]~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~32_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[18]~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[18]~51_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[18]~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[14]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[14]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[17]~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[17]~55_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[13]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[12]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[11]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[11]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~37\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~39\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~41\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~43\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~45\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~47\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~9_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[20]~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[29]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[19]~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[28]~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[28]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[27]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[27]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[26]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[25]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[24]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[23]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[22]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~66_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[21]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[20]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[19]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[18]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~69_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[15]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~49\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~51\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~53\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~55\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~71\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~73\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~75\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~77\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~79\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~81\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~83\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~85\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~87\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~89\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~91\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~93\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~95\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~97\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~98_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[13]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[7]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[17]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[14]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[16]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[31]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[26]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[30]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[29]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[28]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[27]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[0]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[0]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal127~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_cmp_result~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_cmp_result~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~96_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[31]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[30]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~94_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[30]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[29]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~92_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[29]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~90_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[28]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~88_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[27]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[26]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~86_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[26]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[25]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[25]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~84_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[25]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[24]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[24]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~82_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[24]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[23]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[23]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~80_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[23]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[19]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[16]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[21]~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[22]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[22]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[22]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|read_0~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[21]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~76_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[21]~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[20]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[20]~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~37_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[19]~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[19]~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~39_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[18]~49_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[18]~31_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~41_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[17]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[17]~53_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[17]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[16]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[10]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[14]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|rvalid~q\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[15]~10_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~20_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[15]~10_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[15]~19_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[15]~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[15]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~83_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[12]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[12]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[12]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[28]~89\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[29]~91\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[30]~93\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~9_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal0~10_combout\ : std_logic;
SIGNAL \u0|timer_0|always0~0_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[0]~33\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[1]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[1]~35\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[2]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[2]~37\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[3]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[3]~39\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[4]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[4]~41\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[5]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[5]~43\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[6]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[6]~45\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[7]~47\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[8]~49\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[9]~51\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[10]~53\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[11]~55\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[12]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[12]~57\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[13]~59\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_register[14]~9_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[14]~61\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[15]~63\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[16]~65\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[1]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[17]~67\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[18]~69\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[3]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[19]~71\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[4]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[20]~73\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[5]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[21]~75\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[6]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[22]~77\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[7]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[23]~79\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[24]~81\ : std_logic;
SIGNAL \u0|timer_0|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \u0|timer_0|period_h_register[9]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[25]~14_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[9]~37_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~38_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[9]~39_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AE~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AE~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[9]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[31]~64_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[31]~65_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[9]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[9]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[9]~8_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|fifo_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|pause_irq~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AF~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ien_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[8]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~11_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[8]~10_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[8]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|prer~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Decoder0~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|prer[14]~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|prer[0]~9_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~20_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~feeder_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~q\ : std_logic;
SIGNAL \scl~input_o\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|prer~7_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|prer~6_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~32_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~33_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~1\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|prer~5_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~30_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~31_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~3\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|prer~8_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~28_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~29_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~5\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~6_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~26_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~27_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|ctr~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|ctr[7]~feeder_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~7\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~8_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|prer~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~24_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~25_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~9\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~10_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|prer~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~22_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~23_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~11\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~12_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|prer~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~20_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~21_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~13\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~14_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~18_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~19_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~15\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~16_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~12_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~13_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~17\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~18_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~10_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~11_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~19\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~20_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~16_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~17_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~21\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~22_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~14_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~15_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~23\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~24_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~8_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~9_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~25\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~26_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~6_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~7_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~27\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~28_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~5_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~29\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~30_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~27_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~37_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~21_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|cr~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|always3~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|cr~6_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~16_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|cr~5_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~17_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector0~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~30_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~18_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~31_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_STOP~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~5_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~6_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~19_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~20_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~22_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|shift~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|shift~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~23_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~24_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~11_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~12_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~13_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~19_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal18~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~28_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal16~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~36_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~29_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal10~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~5_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~28_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~27_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~29_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~8_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~9_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~10_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~5_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~14_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~25_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~26_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~34_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal12~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~35_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~18_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~30_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal17~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|cr~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~5_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~q\ : std_logic;
SIGNAL \sda~input_o\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~24_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSDA~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSDA~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~25_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~26_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|ctr~6_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|txr[6]~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|ctr~7_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|ctr~5_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|ctr~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~34_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSCL~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|ctr~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~5_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|ctr~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~7_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~6_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|txr~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|rxack~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|rxack~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~28_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[23]~15_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~41_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[7]~40_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[7]~42_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[30]~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[30]~63_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[7]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[5]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[4]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~6_cout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~8\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~10\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~12\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~14\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~16\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~19\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~33\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~35\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~16_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[14]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|woverflow~q\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[30]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[14]~11_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~23_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[14]~22_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[14]~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sta_condition~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sta_condition~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|busy~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|busy~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~31_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[6]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[22]~17_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[6]~16_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~44_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[6]~43_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[6]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~10_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|al~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|al~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~25_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[21]~9_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[5]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~17_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[5]~16_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[5]~18_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[5]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[13]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[13]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~2_combout\ : std_logic;
SIGNAL \u0|timer_0|period_l_wr_strobe~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[12]~28_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[12]~13_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~29_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[12]~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~22_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~11_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[4]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~14_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[20]~7_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[4]~13_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[4]~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[4]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[11]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~32_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[11]~31_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[27]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[11]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[3]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal6~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal6~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|pio_2|always0~0_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~1_combout\ : std_logic;
SIGNAL \u0|pio_2|always0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal8~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal8~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|pio_1|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \u0|pio_1|always0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[3]~20_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[3]~4_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|pio_0|always0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[3]~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_3_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|pio_3|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[19]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~3_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[3]~5_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[3]~9_combout\ : std_logic;
SIGNAL \u0|timer_0|control_register[3]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[3]~8_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~5_combout\ : std_logic;
SIGNAL \u0|pio_3|always0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[3]~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal4~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|pio_4|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_4_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|pio_4|always0~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal136~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal135~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \u0|timer_0|status_wr_strobe~2_combout\ : std_logic;
SIGNAL \u0|timer_0|delayed_unxcounter_is_zeroxx0~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~0_combout\ : std_logic;
SIGNAL \u0|timer_0|timeout_occurred~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal136~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[10]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[10]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[10]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[6]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[8]~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[8]~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[4]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[4]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal10~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal3~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out~35_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[10]~34_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[26]~feeder_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[10]~36_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|ac~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|cr~10_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|cr[1]~8_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[2]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[2]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~15_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[2]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[2]~15_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[2]~6_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[2]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[2]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[2]~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[2]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~17_combout\ : std_logic;
SIGNAL \u0|pio_bouton|always1~0_combout\ : std_logic;
SIGNAL \u0|pio_bouton|always1~1_combout\ : std_logic;
SIGNAL \u0|pio_bouton|irq_mask~0_combout\ : std_logic;
SIGNAL \u0|pio_bouton|irq_mask~q\ : std_logic;
SIGNAL \bouton~input_o\ : std_logic;
SIGNAL \u0|pio_bouton|d1_data_in~feeder_combout\ : std_logic;
SIGNAL \u0|pio_bouton|d1_data_in~q\ : std_logic;
SIGNAL \u0|pio_bouton|d2_data_in~q\ : std_logic;
SIGNAL \u0|pio_bouton|edge_capture~0_combout\ : std_logic;
SIGNAL \u0|pio_bouton|edge_capture~1_combout\ : std_logic;
SIGNAL \u0|pio_bouton|edge_capture~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[29]~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[29]~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src1[1]~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[1]~17_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|cr~7_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|wb_inta_o~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|wb_inta_o~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|cr~9_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|tip~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|tip~q\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[1]~9_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[1]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[17]~1_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~3_combout\ : std_logic;
SIGNAL \u0|timer_0|Equal6~4_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[1]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[1]~10_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[1]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[1]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[28]~58_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[28]~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[7]~43_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[7]~44_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[3]~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[24]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[24]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[23]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[23]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[23]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[23]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[22]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[22]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[22]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[22]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[2]~15_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[27]~56_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[27]~57_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[15]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[15]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[15]~2_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[26]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[26]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[25]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[25]~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[5]~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[5]~31_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal62~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[3]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[3]~25_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[3]~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[6]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[6]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[6]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal10~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal3~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal3~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \u0|onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[6]~45_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[6]~46_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[0]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[0]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~3_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|av_readdata[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~2_combout\ : std_logic;
SIGNAL \u0|timer_0|counter_snapshot[0]~0_combout\ : std_logic;
SIGNAL \u0|timer_0|read_mux_out[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~4_combout\ : std_logic;
SIGNAL \u0|pio_bouton|read_mux_out~0_combout\ : std_logic;
SIGNAL \u0|pio_bouton|read_mux_out~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~5_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_eret~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal132~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal134~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal133~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_estatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[8]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[8]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[8]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[1]~21_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[1]~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_data[8]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[9]~41_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[9]~42_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1[5]~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[5]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[5]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|src_channel[2]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|src_channel[2]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[2]~27_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[2]~29_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal2~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|wren~1_combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[13]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[13]~17_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[4]~32_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[4]~33_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[10]~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[10]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[0]~23_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[0]~24_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_ld~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_st~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_st_stall~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|d_write~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_stall~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_valid_from_R~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_read_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|i_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[11]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Equal0~8_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[14]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src2_valid~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src2_valid~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ : std_logic;
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[15]~37_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[15]~38_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_logic_result[11]~7_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[11]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src2_valid~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \u0|rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_pending~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[14]~35_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[25]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[16]~18_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_break~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_valid~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_valid~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_valid~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_alu_sub~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~11_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[12]~19_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|F_iw[12]~20_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|R_src2_lo[7]~16_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~30_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|Add1~34_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result[7]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|cr~1_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~6_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~7_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~33_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~38_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal3~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~32_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~31_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~21_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~22_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~23_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal9~0_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~8_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~5_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~4_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~2_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~6_combout\ : std_logic;
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~q\ : std_logic;
SIGNAL \u1|Mux6~0_combout\ : std_logic;
SIGNAL \u1|Mux5~0_combout\ : std_logic;
SIGNAL \u1|Mux4~0_combout\ : std_logic;
SIGNAL \u1|Mux3~0_combout\ : std_logic;
SIGNAL \u1|Mux2~0_combout\ : std_logic;
SIGNAL \u1|Mux1~0_combout\ : std_logic;
SIGNAL \u1|Mux0~0_combout\ : std_logic;
SIGNAL \u2|Mux6~0_combout\ : std_logic;
SIGNAL \u2|Mux5~0_combout\ : std_logic;
SIGNAL \u2|Mux4~0_combout\ : std_logic;
SIGNAL \u2|Mux3~0_combout\ : std_logic;
SIGNAL \u2|Mux2~0_combout\ : std_logic;
SIGNAL \u2|Mux1~0_combout\ : std_logic;
SIGNAL \u2|Mux0~0_combout\ : std_logic;
SIGNAL \u3|Mux6~0_combout\ : std_logic;
SIGNAL \u3|Mux5~0_combout\ : std_logic;
SIGNAL \u3|Mux4~0_combout\ : std_logic;
SIGNAL \u3|Mux3~0_combout\ : std_logic;
SIGNAL \u3|Mux2~0_combout\ : std_logic;
SIGNAL \u3|Mux1~0_combout\ : std_logic;
SIGNAL \u3|Mux0~0_combout\ : std_logic;
SIGNAL \u4|Mux6~0_combout\ : std_logic;
SIGNAL \u4|Mux5~0_combout\ : std_logic;
SIGNAL \u4|Mux4~0_combout\ : std_logic;
SIGNAL \u4|Mux3~0_combout\ : std_logic;
SIGNAL \u4|Mux2~0_combout\ : std_logic;
SIGNAL \u4|Mux1~0_combout\ : std_logic;
SIGNAL \u4|Mux0~0_combout\ : std_logic;
SIGNAL \u5|Mux6~0_combout\ : std_logic;
SIGNAL \u5|Mux5~0_combout\ : std_logic;
SIGNAL \u5|Mux4~0_combout\ : std_logic;
SIGNAL \u5|Mux3~0_combout\ : std_logic;
SIGNAL \u5|Mux2~0_combout\ : std_logic;
SIGNAL \u5|Mux1~0_combout\ : std_logic;
SIGNAL \u5|Mux0~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|timer_0|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|pio_4|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|cr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pio_0|data_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|pio_1|data_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|pio_2|data_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|pio_3|data_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|pio_4|data_out\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|F_pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_data\ : std_logic_vector(95 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_bouton_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_data\ : std_logic_vector(95 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|ctr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|pio_0|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|pio_2|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|pio_1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|pio_bouton|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|pio_3|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|timer_0|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_data\ : std_logic_vector(95 DOWNTO 0);
SIGNAL \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|timer_0|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|prer\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|opencores_i2c_0|i2c_master_top_inst|txr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|timer_0|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|timer_0|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|timer_0|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|timer_0|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \u5|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \u4|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \u2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \u1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk <= clk;
seg0 <= ww_seg0;
seg1 <= ww_seg1;
seg2 <= ww_seg2;
seg3 <= ww_seg3;
seg4 <= ww_seg4;
ww_bouton <= bouton;
ww_reset <= reset;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~25_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~26_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~27_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~28_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~30_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~31_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~32_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~33_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~34_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~35_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~36_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~11_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~12_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~13_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~14_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~15_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~16_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~18_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~19_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~20_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~21_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~22_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\);

\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|R_dst_regnum\(4) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(3) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(2) & 
\u0|nios2_gen2_0|cpu|R_dst_regnum\(1) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(0));

\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|D_iw\(26) & \u0|nios2_gen2_0|cpu|D_iw\(25) & \u0|nios2_gen2_0|cpu|D_iw\(24) & \u0|nios2_gen2_0|cpu|D_iw\(23)
& \u0|nios2_gen2_0|cpu|D_iw\(22));

\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~25_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~26_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~27_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~28_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~30_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~31_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~32_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~33_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~34_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~35_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~36_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~11_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~12_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~13_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~14_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~15_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~16_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~18_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~19_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~20_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~21_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~22_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10_combout\ & 
\u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4_combout\ & \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\);

\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_gen2_0|cpu|R_dst_regnum\(4) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(3) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(2) & 
\u0|nios2_gen2_0|cpu|R_dst_regnum\(1) & \u0|nios2_gen2_0|cpu|R_dst_regnum\(0));

\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_gen2_0|cpu|D_iw\(31) & \u0|nios2_gen2_0|cpu|D_iw\(30) & \u0|nios2_gen2_0|cpu|D_iw\(29) & \u0|nios2_gen2_0|cpu|D_iw\(28)
& \u0|nios2_gen2_0|cpu|D_iw\(27));

\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout\
& \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\
& \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\
& gnd & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\
& \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~13_combout\
& \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\
& \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\ & 
\u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\ & 
\u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\ & 
\u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ & 
\u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\ & 
\u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\ & 
\u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\ & 
\u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & 
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & 
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\ & 
\u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(1);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(2);
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(3);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\;

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & \u0|nios2_gen2_0|cpu|d_writedata\(7) & \u0|nios2_gen2_0|cpu|d_writedata\(6) & \u0|nios2_gen2_0|cpu|d_writedata\(5) & \u0|nios2_gen2_0|cpu|d_writedata\(4) & \u0|nios2_gen2_0|cpu|d_writedata\(3) & 
\u0|nios2_gen2_0|cpu|d_writedata\(2) & \u0|nios2_gen2_0|cpu|d_writedata\(1) & \u0|nios2_gen2_0|cpu|d_writedata\(0));

\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(0) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(1) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(2) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(3) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(4) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(5) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(6) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(7) <= \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);

\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\
& \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\
& \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout\
& \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\ & gnd & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~16_combout\
& \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~9_combout\
& \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~8_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout\
& \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout\);

\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ & 
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\u0|rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller|merged_reset~0_combout\);

\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\u0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|rst_controller|r_sync_rst~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\;
\u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ <= NOT \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\;
\u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2) <= NOT \u0|nios2_gen2_0|cpu|D_iw\(2);
\u5|ALT_INV_Mux0~0_combout\ <= NOT \u5|Mux0~0_combout\;
\u4|ALT_INV_Mux0~0_combout\ <= NOT \u4|Mux0~0_combout\;
\u3|ALT_INV_Mux0~0_combout\ <= NOT \u3|Mux0~0_combout\;
\u2|ALT_INV_Mux0~0_combout\ <= NOT \u2|Mux0~0_combout\;
\u1|ALT_INV_Mux0~0_combout\ <= NOT \u1|Mux0~0_combout\;
\u0|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \u0|rst_controller|r_early_rst~q\;
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\;
\u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \u0|rst_controller|r_sync_rst~clkctrl_outclk\;
\u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \u0|rst_controller|merged_reset~0clkctrl_outclk\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: LCCOMB_X44_Y49_N8
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X58_Y54_N16
\seg0[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(0));

-- Location: IOOBUF_X74_Y54_N9
\seg0[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(1));

-- Location: IOOBUF_X60_Y54_N2
\seg0[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(2));

-- Location: IOOBUF_X62_Y54_N30
\seg0[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(3));

-- Location: IOOBUF_X74_Y54_N2
\seg0[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(4));

-- Location: IOOBUF_X74_Y54_N16
\seg0[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(5));

-- Location: IOOBUF_X74_Y54_N23
\seg0[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_seg0(6));

-- Location: IOOBUF_X69_Y54_N23
\seg1[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(0));

-- Location: IOOBUF_X78_Y49_N9
\seg1[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(1));

-- Location: IOOBUF_X78_Y49_N2
\seg1[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(2));

-- Location: IOOBUF_X60_Y54_N9
\seg1[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(3));

-- Location: IOOBUF_X64_Y54_N2
\seg1[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(4));

-- Location: IOOBUF_X66_Y54_N30
\seg1[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(5));

-- Location: IOOBUF_X69_Y54_N30
\seg1[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u2|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_seg1(6));

-- Location: IOOBUF_X78_Y44_N9
\seg2[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(0));

-- Location: IOOBUF_X66_Y54_N2
\seg2[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(1));

-- Location: IOOBUF_X69_Y54_N16
\seg2[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(2));

-- Location: IOOBUF_X78_Y44_N2
\seg2[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(3));

-- Location: IOOBUF_X78_Y43_N2
\seg2[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(4));

-- Location: IOOBUF_X78_Y35_N2
\seg2[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(5));

-- Location: IOOBUF_X78_Y43_N9
\seg2[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u3|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_seg2(6));

-- Location: IOOBUF_X78_Y35_N23
\seg3[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u4|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(0));

-- Location: IOOBUF_X78_Y33_N9
\seg3[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u4|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(1));

-- Location: IOOBUF_X78_Y33_N2
\seg3[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u4|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(2));

-- Location: IOOBUF_X69_Y54_N9
\seg3[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u4|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(3));

-- Location: IOOBUF_X78_Y41_N9
\seg3[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u4|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(4));

-- Location: IOOBUF_X78_Y41_N2
\seg3[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u4|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(5));

-- Location: IOOBUF_X78_Y43_N16
\seg3[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u4|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_seg3(6));

-- Location: IOOBUF_X78_Y40_N16
\seg4[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u5|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_seg4(0));

-- Location: IOOBUF_X78_Y40_N2
\seg4[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u5|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_seg4(1));

-- Location: IOOBUF_X78_Y40_N23
\seg4[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u5|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_seg4(2));

-- Location: IOOBUF_X78_Y42_N16
\seg4[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u5|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_seg4(3));

-- Location: IOOBUF_X78_Y45_N23
\seg4[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u5|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_seg4(4));

-- Location: IOOBUF_X78_Y40_N9
\seg4[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u5|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_seg4(5));

-- Location: IOOBUF_X78_Y35_N16
\seg4[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u5|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_seg4(6));

-- Location: IOOBUF_X51_Y0_N16
\scl~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => scl);

-- Location: IOOBUF_X38_Y0_N30
\sda~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => sda);

-- Location: IOOBUF_X0_Y28_N23
\altera_reserved_tdo~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X34_Y0_N29
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G19
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X45_Y23_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~1_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2) & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~1_combout\);

-- Location: LCCOMB_X44_Y32_N12
\u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\ = (!\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & ((\u0|nios2_gen2_0|cpu|hbreak_pending~q\) # (\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_pending~q\,
	datad => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\);

-- Location: LCCOMB_X36_Y31_N22
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y29_N15
\altera_reserved_tms~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y29_N22
\altera_reserved_tck~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y28_N15
\altera_reserved_tdi~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X43_Y40_N0
altera_internal_jtag : fiftyfivenm_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X43_Y34_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X43_Y34_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X43_Y34_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X43_Y34_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X43_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X43_Y34_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X43_Y34_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X43_Y34_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X43_Y34_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X43_Y34_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X43_Y34_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X43_Y34_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X43_Y34_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCCOMB_X43_Y34_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X43_Y34_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X43_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X43_Y36_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X43_Y37_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X43_Y37_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X43_Y37_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X43_Y37_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X43_Y34_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X43_Y34_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X43_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X43_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X43_Y34_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X43_Y34_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X43_Y34_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X43_Y34_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X43_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X43_Y36_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X43_Y36_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X43_Y36_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X43_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X43_Y36_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X43_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X43_Y36_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X43_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: LCCOMB_X43_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\);

-- Location: FF_X43_Y36_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X42_Y29_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\);

-- Location: FF_X43_Y33_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: FF_X43_Y33_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X43_Y33_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X43_Y33_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X43_Y33_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X43_Y33_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X43_Y33_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X43_Y33_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X43_Y33_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: FF_X43_Y33_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X43_Y33_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X43_Y33_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X43_Y33_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X43_Y33_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X43_Y33_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X43_Y33_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LCCOMB_X43_Y33_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X43_Y33_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X43_Y33_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X43_Y33_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X42_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X41_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: LCCOMB_X36_Y31_N10
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X41_Y35_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datac => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout\);

-- Location: LCCOMB_X41_Y35_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X41_Y35_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X41_Y35_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X41_Y35_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X41_Y35_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\);

-- Location: FF_X41_Y35_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X40_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\);

-- Location: LCCOMB_X42_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\);

-- Location: LCCOMB_X40_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\);

-- Location: LCCOMB_X40_Y36_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\);

-- Location: FF_X40_Y36_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X40_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\);

-- Location: FF_X40_Y36_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X40_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\);

-- Location: FF_X40_Y36_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X40_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout\);

-- Location: LCCOMB_X43_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X40_Y36_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: FF_X39_Y29_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: FF_X39_Y29_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X39_Y29_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\);

-- Location: FF_X39_Y29_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1));

-- Location: LCCOMB_X40_Y36_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\);

-- Location: LCCOMB_X40_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\);

-- Location: FF_X40_Y36_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X41_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: LCCOMB_X41_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout\);

-- Location: LCCOMB_X41_Y36_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\);

-- Location: LCCOMB_X41_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\);

-- Location: FF_X41_Y36_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X40_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\);

-- Location: LCCOMB_X42_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X42_Y36_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X43_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X43_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\);

-- Location: FF_X43_Y34_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X40_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X43_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X40_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X40_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: LCCOMB_X41_Y36_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\);

-- Location: LCCOMB_X41_Y36_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\);

-- Location: FF_X41_Y36_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X40_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\);

-- Location: LCCOMB_X54_Y32_N24
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3_combout\ = !\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3_combout\);

-- Location: LCCOMB_X49_Y30_N2
\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\);

-- Location: FF_X49_Y30_N3
\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\);

-- Location: LCCOMB_X49_Y30_N26
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1)) 
-- # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X58_Y30_N16
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: FF_X58_Y30_N17
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\);

-- Location: FF_X57_Y35_N27
\u0|nios2_gen2_0|cpu|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|R_valid~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_new_inst~q\);

-- Location: LCCOMB_X43_Y30_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\);

-- Location: FF_X43_Y30_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X43_Y30_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X43_Y30_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X42_Y30_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X42_Y30_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X42_Y30_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X42_Y30_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\);

-- Location: LCCOMB_X42_Y30_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\);

-- Location: FF_X42_Y30_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X42_Y34_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X43_Y36_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\);

-- Location: LCCOMB_X43_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\);

-- Location: LCCOMB_X43_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\);

-- Location: FF_X42_Y34_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X42_Y34_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\);

-- Location: LCCOMB_X42_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\);

-- Location: LCCOMB_X42_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\);

-- Location: FF_X42_Y34_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: LCCOMB_X42_Y29_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\);

-- Location: FF_X42_Y29_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LCCOMB_X42_Y29_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X42_Y29_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X42_Y29_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X42_Y29_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X42_Y29_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\);

-- Location: FF_X42_Y29_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\);

-- Location: FF_X42_Y30_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0));

-- Location: LCCOMB_X39_Y29_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & (\altera_internal_jtag~TDIUTAP\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\);

-- Location: LCCOMB_X39_Y29_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X42_Y34_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\);

-- Location: FF_X42_Y34_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X42_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\);

-- Location: FF_X42_Y34_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: LCCOMB_X39_Y29_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X39_Y29_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ $ 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\);

-- Location: FF_X39_Y29_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(37));

-- Location: LCCOMB_X39_Y29_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(37) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\);

-- Location: FF_X39_Y29_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(36));

-- Location: LCCOMB_X42_Y29_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\);

-- Location: LCCOMB_X42_Y29_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder_combout\);

-- Location: FF_X42_Y29_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\);

-- Location: LCCOMB_X40_Y29_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ & ((\altera_internal_jtag~TDIUTAP\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(36)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X40_Y29_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(35) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\) # 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\);

-- Location: LCCOMB_X39_Y29_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\);

-- Location: LCCOMB_X40_Y29_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\);

-- Location: FF_X40_Y29_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(35));

-- Location: FF_X41_Y30_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35));

-- Location: FF_X42_Y30_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1));

-- Location: LCCOMB_X41_Y30_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ = 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35)) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X40_Y33_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\);

-- Location: LCCOMB_X56_Y36_N22
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\);

-- Location: LCCOMB_X56_Y28_N4
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X56_Y28_N5
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X56_Y28_N20
\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\);

-- Location: FF_X56_Y28_N21
\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\);

-- Location: LCCOMB_X56_Y28_N10
\u0|mm_interconnect_0|cmd_mux_003|update_grant~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\ = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # 
-- (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\);

-- Location: LCCOMB_X56_Y28_N30
\u0|mm_interconnect_0|cmd_mux_003|update_grant~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & ((\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\))) # (!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & 
-- (!\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\);

-- Location: FF_X36_Y31_N11
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X36_Y31_N14
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X36_Y31_N15
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X36_Y31_N19
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X36_Y31_N20
\u0|rst_controller|always2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|always2~0_combout\ = (\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\u0|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|rst_controller|r_sync_rst_chain\(2),
	combout => \u0|rst_controller|always2~0_combout\);

-- Location: FF_X36_Y31_N21
\u0|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X42_Y30_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X43_Y30_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X43_Y30_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X37_Y28_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (!\u0|rst_controller|r_early_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|r_early_rst~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\);

-- Location: LCCOMB_X56_Y28_N24
\u0|mm_interconnect_0|cmd_demux|WideOr0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\ = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X54_Y28_N4
\u0|mm_interconnect_0|cmd_demux|WideOr0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ = (\u0|mm_interconnect_0|router|Equal1~1_combout\ & (((\u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\)))) # (!\u0|mm_interconnect_0|router|Equal1~1_combout\ & 
-- (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_demux|WideOr0~2_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\);

-- Location: LCCOMB_X56_Y36_N2
\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\);

-- Location: LCCOMB_X56_Y36_N0
\u0|nios2_gen2_0|cpu|Equal62~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~12_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & !\u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~12_combout\);

-- Location: LCCOMB_X58_Y36_N10
\u0|nios2_gen2_0|cpu|Equal62~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~13_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~13_combout\);

-- Location: LCCOMB_X57_Y36_N6
\u0|nios2_gen2_0|cpu|Equal62~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~3_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal62~3_combout\);

-- Location: LCCOMB_X58_Y36_N0
\u0|nios2_gen2_0|cpu|Equal62~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~1_combout\);

-- Location: LCCOMB_X58_Y36_N28
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~13_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~3_combout\) # (\u0|nios2_gen2_0|cpu|Equal62~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal62~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\);

-- Location: LCCOMB_X57_Y36_N26
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ = (\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~12_combout\) # 
-- (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\);

-- Location: LCCOMB_X58_Y36_N14
\u0|nios2_gen2_0|cpu|Equal62~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~10_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~10_combout\);

-- Location: LCCOMB_X55_Y31_N0
\u0|nios2_gen2_0|cpu|Equal62~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~11_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~11_combout\);

-- Location: LCCOMB_X58_Y36_N6
\u0|nios2_gen2_0|cpu|Equal62~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~5_combout\);

-- Location: LCCOMB_X58_Y36_N16
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~10_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~11_combout\) # (\u0|nios2_gen2_0|cpu|Equal62~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal62~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\);

-- Location: LCCOMB_X55_Y37_N24
\u0|nios2_gen2_0|cpu|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~2_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(3) & \u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~2_combout\);

-- Location: FF_X54_Y35_N31
\u0|nios2_gen2_0|cpu|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(2));

-- Location: LCCOMB_X40_Y28_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X39_Y30_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X39_Y30_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37));

-- Location: LCCOMB_X41_Y30_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\);

-- Location: LCCOMB_X40_Y29_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X40_Y29_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36));

-- Location: LCCOMB_X40_Y31_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X40_Y31_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X54_Y37_N0
\u0|nios2_gen2_0|cpu|Equal0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~15_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(1) & !\u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|Equal0~15_combout\);

-- Location: LCCOMB_X55_Y36_N28
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (!\u0|nios2_gen2_0|cpu|D_iw\(5) & ((\u0|nios2_gen2_0|cpu|Equal0~15_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~2_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|Equal0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X57_Y36_N18
\u0|nios2_gen2_0|cpu|Equal62~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~14_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal62~14_combout\);

-- Location: LCCOMB_X56_Y36_N26
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & ((\u0|nios2_gen2_0|cpu|Equal62~14_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~13_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|Equal62~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X56_Y36_N28
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|Equal62~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X55_Y36_N6
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCCOMB_X56_Y36_N6
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~14_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(16) $ (\u0|nios2_gen2_0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~14_combout\);

-- Location: LCCOMB_X54_Y37_N16
\u0|nios2_gen2_0|cpu|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~4_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & !\u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|Equal0~4_combout\);

-- Location: LCCOMB_X55_Y36_N8
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4)) # ((\u0|nios2_gen2_0|cpu|D_iw\(5)) # ((!\u0|nios2_gen2_0|cpu|Equal0~15_combout\ & !\u0|nios2_gen2_0|cpu|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\);

-- Location: LCCOMB_X55_Y36_N10
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal0~7_combout\) # (!\u0|nios2_gen2_0|cpu|D_iw\(14))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\);

-- Location: LCCOMB_X55_Y36_N20
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(5)) # 
-- (!\u0|nios2_gen2_0|cpu|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\);

-- Location: LCCOMB_X54_Y37_N24
\u0|nios2_gen2_0|cpu|Equal0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~12_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & !\u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|Equal0~12_combout\);

-- Location: LCCOMB_X59_Y33_N8
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\ = ((\u0|nios2_gen2_0|cpu|D_iw\(15)) # (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\)) # (!\u0|nios2_gen2_0|cpu|Equal62~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\);

-- Location: LCCOMB_X55_Y36_N0
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\) # (((\u0|nios2_gen2_0|cpu|Equal0~12_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9_combout\);

-- Location: FF_X55_Y36_N1
\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X55_Y37_N6
\u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & ((\u0|nios2_gen2_0|cpu|D_iw\(3)) # (\u0|nios2_gen2_0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X55_Y37_N30
\u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(2) & (\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X55_Y37_N31
\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\);

-- Location: LCCOMB_X52_Y33_N24
\u0|nios2_gen2_0|cpu|R_src2_lo[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & !\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\);

-- Location: LCCOMB_X54_Y37_N30
\u0|nios2_gen2_0|cpu|Equal0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~11_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(2) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & \u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|Equal0~11_combout\);

-- Location: LCCOMB_X54_Y37_N18
\u0|nios2_gen2_0|cpu|Equal0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~13_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(2) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & !\u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|Equal0~13_combout\);

-- Location: LCCOMB_X54_Y37_N8
\u0|nios2_gen2_0|cpu|R_src2_use_imm~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~13_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~11_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|Equal0~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X54_Y37_N4
\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(0)) # ((\u0|nios2_gen2_0|cpu|D_iw\(5) & (\u0|nios2_gen2_0|cpu|D_iw\(4) & \u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\);

-- Location: LCCOMB_X56_Y37_N2
\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\);

-- Location: LCCOMB_X56_Y36_N8
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X58_Y36_N4
\u0|nios2_gen2_0|cpu|Equal62~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~4_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~4_combout\);

-- Location: LCCOMB_X57_Y36_N12
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ = (\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~5_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|Equal62~4_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ & (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\);

-- Location: LCCOMB_X56_Y37_N10
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(4) & \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\);

-- Location: LCCOMB_X56_Y37_N28
\u0|nios2_gen2_0|cpu|R_src2_use_imm~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ & \u0|nios2_gen2_0|cpu|R_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_valid~q\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\);

-- Location: FF_X56_Y37_N29
\u0|nios2_gen2_0|cpu|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_use_imm~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\);

-- Location: LCCOMB_X52_Y33_N18
\u0|nios2_gen2_0|cpu|R_src2_lo~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\) # (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\,
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\);

-- Location: LCCOMB_X52_Y33_N16
\u0|nios2_gen2_0|cpu|R_src2_lo[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(9))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(9),
	datab => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout\);

-- Location: FF_X52_Y33_N17
\u0|nios2_gen2_0|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(3));

-- Location: LCCOMB_X52_Y33_N28
\u0|nios2_gen2_0|cpu|E_logic_result[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(3) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(3)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(3) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(3)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(3),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(3),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\);

-- Location: LCCOMB_X51_Y36_N26
\u0|nios2_gen2_0|cpu|W_alu_result[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~13_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[3]~14_combout\);

-- Location: LCCOMB_X58_Y36_N26
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(12) & ((\u0|nios2_gen2_0|cpu|D_iw\(15)) # ((!\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCCOMB_X58_Y36_N18
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ & \u0|nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\);

-- Location: FF_X58_Y36_N19
\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X58_Y36_N2
\u0|nios2_gen2_0|cpu|Equal62~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~7_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~7_combout\);

-- Location: LCCOMB_X55_Y36_N4
\u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal62~7_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(14) & \u0|nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal62~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\);

-- Location: FF_X55_Y36_N5
\u0|nios2_gen2_0|cpu|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X55_Y31_N24
\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~6_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & !\u0|nios2_gen2_0|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~6_combout\);

-- Location: LCCOMB_X55_Y31_N20
\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~6_combout\ & \u0|nios2_gen2_0|cpu|Equal0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~5_combout\);

-- Location: FF_X55_Y31_N21
\u0|nios2_gen2_0|cpu|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X54_Y36_N14
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(3)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\);

-- Location: LCCOMB_X55_Y37_N10
\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(5) & !\u0|nios2_gen2_0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: LCCOMB_X55_Y37_N14
\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(3) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\);

-- Location: FF_X55_Y37_N15
\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X54_Y33_N2
\u0|nios2_gen2_0|cpu|R_src1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1~32_combout\ = (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1~32_combout\);

-- Location: LCCOMB_X54_Y29_N26
\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(3) & ((\u0|nios2_gen2_0|cpu|D_iw\(2)) # (\u0|nios2_gen2_0|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\);

-- Location: LCCOMB_X47_Y32_N20
\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\);

-- Location: LCCOMB_X57_Y36_N10
\u0|nios2_gen2_0|cpu|Equal62~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & !\u0|nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal62~0_combout\);

-- Location: LCCOMB_X57_Y37_N28
\u0|nios2_gen2_0|cpu|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~6_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(3) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~6_combout\);

-- Location: LCCOMB_X55_Y37_N4
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~6_combout\ & (((!\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ & \u0|nios2_gen2_0|cpu|Equal0~4_combout\)) # (!\u0|nios2_gen2_0|cpu|Equal0~3_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|Equal0~6_combout\ & (!\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\);

-- Location: LCCOMB_X57_Y37_N30
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & ((\u0|nios2_gen2_0|cpu|Equal62~0_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~1_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(14))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & 
-- (\u0|nios2_gen2_0|cpu|Equal62~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\);

-- Location: LCCOMB_X57_Y37_N10
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\);

-- Location: LCCOMB_X57_Y37_N18
\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~0_combout\ & \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\);

-- Location: FF_X57_Y37_N19
\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X52_Y33_N12
\u0|nios2_gen2_0|cpu|R_src2_lo[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[1]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(7))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[1]~5_combout\);

-- Location: FF_X52_Y33_N13
\u0|nios2_gen2_0|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[1]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(1));

-- Location: LCCOMB_X56_Y35_N12
\u0|nios2_gen2_0|cpu|Add1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~3_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(1) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~3_combout\);

-- Location: LCCOMB_X58_Y34_N8
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & \u0|nios2_gen2_0|cpu|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\);

-- Location: LCCOMB_X59_Y35_N8
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & \u0|nios2_gen2_0|cpu|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X51_Y29_N24
\u0|mm_interconnect_0|cmd_mux_001|src_data[57]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(57) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\)))) # (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(57));

-- Location: LCCOMB_X51_Y29_N4
\u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~q\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(57)) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(57),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~0_combout\);

-- Location: LCCOMB_X50_Y29_N24
\u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~1_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~0_combout\ & (!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~0_combout\,
	datab => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~1_combout\);

-- Location: FF_X50_Y29_N25
\u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~q\);

-- Location: LCCOMB_X50_Y29_N20
\u0|mm_interconnect_0|cmd_demux|sink_ready~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ = (!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~q\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\);

-- Location: LCCOMB_X50_Y29_N12
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X50_Y29_N8
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # ((\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- (\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_data\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(57),
	combout => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCCOMB_X51_Y29_N20
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X46_Y54_N29
\reset~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: FF_X51_Y29_N21
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X51_Y29_N26
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X51_Y29_N27
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X51_Y29_N1
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	clrn => \reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G16
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X50_Y29_N9
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X50_Y29_N18
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X50_Y29_N10
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~q\ & \u0|mm_interconnect_0|cmd_mux_001|src_data\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(57),
	combout => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X50_Y29_N2
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X50_Y29_N3
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X50_Y29_N23
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X50_Y29_N22
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]~q\)) # 
-- (!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X50_Y29_N29
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]~q\);

-- Location: FF_X50_Y29_N5
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LCCOMB_X50_Y29_N4
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]~q\)) # 
-- (!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[1][57]~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(57),
	combout => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X50_Y29_N7
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q\);

-- Location: LCCOMB_X50_Y29_N28
\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q\) # 
-- (!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\);

-- Location: FF_X49_Y28_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LCCOMB_X49_Y28_N8
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\))) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X49_Y28_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\);

-- Location: LCCOMB_X52_Y28_N16
\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\);

-- Location: LCCOMB_X51_Y35_N2
\u0|jtag_uart_0|av_waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_waitrequest~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\ & (!\u0|jtag_uart_0|av_waitrequest~q\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\) # (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\,
	datac => \u0|jtag_uart_0|av_waitrequest~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	combout => \u0|jtag_uart_0|av_waitrequest~0_combout\);

-- Location: FF_X51_Y35_N3
\u0|jtag_uart_0|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_waitrequest~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|av_waitrequest~q\);

-- Location: LCCOMB_X51_Y35_N10
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (\u0|jtag_uart_0|av_waitrequest~q\ & \u0|mm_interconnect_0|router|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|jtag_uart_0|av_waitrequest~q\,
	datad => \u0|mm_interconnect_0|router|Equal10~1_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X51_Y35_N4
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\) # ((!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X51_Y35_N5
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X51_Y35_N28
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X51_Y35_N29
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X51_Y35_N8
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ = (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X40_Y28_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\)) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X41_Y31_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X41_Y31_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X41_Y31_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X41_Y31_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X49_Y31_N30
\u0|mm_interconnect_0|cmd_mux_002|src_data[41]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) = (\u0|nios2_gen2_0|cpu|F_pc\(3) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(5))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(3) & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(41));

-- Location: FF_X49_Y31_N31
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X40_Y28_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X40_Y28_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\)) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X40_Y28_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: LCCOMB_X42_Y30_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\);

-- Location: FF_X40_Y28_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X43_Y28_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(3),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X59_Y33_N14
\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_break~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\);

-- Location: LCCOMB_X58_Y31_N6
\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(3) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(3) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\) # (!\u0|nios2_gen2_0|cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X58_Y31_N8
\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(4) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(4) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(4) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(4),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~7\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X57_Y32_N0
\u0|nios2_gen2_0|cpu|av_ld_rshift8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\);

-- Location: FF_X56_Y28_N27
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X56_Y28_N26
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\)) # 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X56_Y28_N6
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X56_Y28_N17
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\);

-- Location: FF_X56_Y28_N9
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LCCOMB_X56_Y28_N8
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\))) # 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X56_Y28_N3
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\);

-- Location: LCCOMB_X56_Y28_N16
\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\) # 
-- (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\);

-- Location: LCCOMB_X57_Y36_N16
\u0|nios2_gen2_0|cpu|D_op_rdctl\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\ = (\u0|nios2_gen2_0|cpu|Equal62~3_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\);

-- Location: FF_X57_Y36_N17
\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_op_rdctl~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\);

-- Location: LCCOMB_X58_Y32_N8
\u0|nios2_gen2_0|cpu|E_alu_result~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\);

-- Location: LCCOMB_X58_Y34_N14
\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \u0|nios2_gen2_0|cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\);

-- Location: LCCOMB_X50_Y31_N0
\u0|mm_interconnect_0|cmd_mux_003|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(8) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\);

-- Location: LCCOMB_X50_Y31_N10
\u0|mm_interconnect_0|cmd_mux_003|src_data[40]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|F_pc\(2) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|nios2_gen2_0|cpu|F_pc\(2) & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(40));

-- Location: LCCOMB_X49_Y31_N28
\u0|mm_interconnect_0|cmd_mux_003|src_data[41]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) = (\u0|nios2_gen2_0|cpu|F_pc\(3) & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(5) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(3) & (\u0|nios2_gen2_0|cpu|W_alu_result\(5) & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(41));

-- Location: LCCOMB_X49_Y31_N14
\u0|mm_interconnect_0|cmd_mux_003|src_data[42]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(42) = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(4)) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(6))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(42));

-- Location: LCCOMB_X58_Y31_N10
\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(5) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(5) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\) # (!\u0|nios2_gen2_0|cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(5),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~9\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X57_Y31_N26
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~17_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~34_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~34_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~17_combout\);

-- Location: FF_X57_Y31_N27
\u0|nios2_gen2_0|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(5));

-- Location: LCCOMB_X49_Y31_N24
\u0|mm_interconnect_0|cmd_mux_003|src_data[43]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(5)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(7) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|W_alu_result\(7) & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(5),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(43));

-- Location: LCCOMB_X55_Y32_N2
\u0|nios2_gen2_0|cpu|R_src2_lo[8]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[8]~15_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(14))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[8]~15_combout\);

-- Location: FF_X55_Y32_N3
\u0|nios2_gen2_0|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[8]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(8));

-- Location: LCCOMB_X55_Y34_N18
\u0|nios2_gen2_0|cpu|Add1~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~29_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(8) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(8),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~29_combout\);

-- Location: LCCOMB_X41_Y29_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X41_Y29_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30));

-- Location: LCCOMB_X40_Y28_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X40_Y28_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X40_Y28_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X40_Y28_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\)) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X40_Y28_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X41_Y31_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X41_Y31_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X42_Y28_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: LCCOMB_X42_Y30_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X42_Y30_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X42_Y30_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X42_Y30_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\);

-- Location: FF_X41_Y28_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X41_Y29_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\);

-- Location: LCCOMB_X44_Y32_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \u0|rst_controller|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|r_sync_rst~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X44_Y32_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X44_Y32_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X44_Y32_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X42_Y30_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X44_Y32_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ & 
-- (((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X44_Y32_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X41_Y29_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(34))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\);

-- Location: LCCOMB_X40_Y29_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\);

-- Location: FF_X41_Y29_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(33));

-- Location: LCCOMB_X41_Y29_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(33)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~42_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\);

-- Location: FF_X41_Y29_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(32));

-- Location: FF_X41_Y29_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32));

-- Location: LCCOMB_X40_Y28_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32)))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X40_Y28_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X39_Y28_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(6),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X46_Y38_N0
\u0|timer_0|internal_counter[0]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[0]~32_combout\ = !\u0|timer_0|internal_counter\(0)
-- \u0|timer_0|internal_counter[0]~33\ = CARRY(!\u0|timer_0|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|internal_counter[0]~32_combout\,
	cout => \u0|timer_0|internal_counter[0]~33\);

-- Location: LCCOMB_X47_Y36_N2
\u0|timer_0|period_l_register[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[0]~0_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	combout => \u0|timer_0|period_l_register[0]~0_combout\);

-- Location: LCCOMB_X50_Y29_N16
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~feeder_combout\);

-- Location: FF_X50_Y29_N17
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~q\);

-- Location: LCCOMB_X59_Y35_N2
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\) # (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\,
	datab => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X57_Y35_N12
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & \u0|timer_0|period_l_wr_strobe~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|timer_0|period_l_wr_strobe~4_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X57_Y35_N13
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X57_Y35_N22
\u0|mm_interconnect_0|timer_0_s1_translator|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) $ (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X57_Y35_N30
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\ & (\u0|timer_0|period_l_wr_strobe~4_combout\ & 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & !\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|Add0~0_combout\,
	datab => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X57_Y35_N31
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X58_Y34_N6
\u0|timer_0|period_l_wr_strobe~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~2_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \u0|nios2_gen2_0|cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|timer_0|period_l_wr_strobe~2_combout\);

-- Location: LCCOMB_X57_Y35_N4
\u0|timer_0|period_l_wr_strobe~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~5_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) & (\u0|timer_0|period_l_wr_strobe~4_combout\ & (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & 
-- \u0|timer_0|period_l_wr_strobe~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	datab => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|timer_0|period_l_wr_strobe~2_combout\,
	combout => \u0|timer_0|period_l_wr_strobe~5_combout\);

-- Location: LCCOMB_X47_Y35_N30
\u0|timer_0|period_l_wr_strobe\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|timer_0|period_l_wr_strobe~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|timer_0|period_l_wr_strobe~5_combout\,
	combout => \u0|timer_0|period_l_wr_strobe~combout\);

-- Location: FF_X47_Y36_N3
\u0|timer_0|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(0));

-- Location: LCCOMB_X46_Y35_N10
\u0|timer_0|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~1_combout\ = (!\u0|timer_0|internal_counter\(7) & (\u0|timer_0|internal_counter\(5) & (\u0|timer_0|internal_counter\(6) & \u0|timer_0|internal_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(7),
	datab => \u0|timer_0|internal_counter\(5),
	datac => \u0|timer_0|internal_counter\(6),
	datad => \u0|timer_0|internal_counter\(4),
	combout => \u0|timer_0|Equal0~1_combout\);

-- Location: LCCOMB_X45_Y35_N24
\u0|timer_0|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~0_combout\ = (\u0|timer_0|internal_counter\(3) & (\u0|timer_0|internal_counter\(1) & (\u0|timer_0|internal_counter\(0) & \u0|timer_0|internal_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(3),
	datab => \u0|timer_0|internal_counter\(1),
	datac => \u0|timer_0|internal_counter\(0),
	datad => \u0|timer_0|internal_counter\(2),
	combout => \u0|timer_0|Equal0~0_combout\);

-- Location: LCCOMB_X49_Y38_N4
\u0|timer_0|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~2_combout\ = (!\u0|timer_0|internal_counter\(11) & (!\u0|timer_0|internal_counter\(8) & (!\u0|timer_0|internal_counter\(10) & !\u0|timer_0|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(11),
	datab => \u0|timer_0|internal_counter\(8),
	datac => \u0|timer_0|internal_counter\(10),
	datad => \u0|timer_0|internal_counter\(9),
	combout => \u0|timer_0|Equal0~2_combout\);

-- Location: LCCOMB_X46_Y35_N12
\u0|timer_0|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~3_combout\ = (\u0|timer_0|internal_counter\(15) & (\u0|timer_0|internal_counter\(13) & (\u0|timer_0|internal_counter\(12) & \u0|timer_0|internal_counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(15),
	datab => \u0|timer_0|internal_counter\(13),
	datac => \u0|timer_0|internal_counter\(12),
	datad => \u0|timer_0|internal_counter\(14),
	combout => \u0|timer_0|Equal0~3_combout\);

-- Location: LCCOMB_X46_Y35_N6
\u0|timer_0|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~4_combout\ = (\u0|timer_0|Equal0~1_combout\ & (\u0|timer_0|Equal0~0_combout\ & (\u0|timer_0|Equal0~2_combout\ & \u0|timer_0|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~1_combout\,
	datab => \u0|timer_0|Equal0~0_combout\,
	datac => \u0|timer_0|Equal0~2_combout\,
	datad => \u0|timer_0|Equal0~3_combout\,
	combout => \u0|timer_0|Equal0~4_combout\);

-- Location: LCCOMB_X45_Y34_N16
\u0|timer_0|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~6_combout\ = (\u0|timer_0|internal_counter\(22) & (\u0|timer_0|internal_counter\(21) & (\u0|timer_0|internal_counter\(23) & \u0|timer_0|internal_counter\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(22),
	datab => \u0|timer_0|internal_counter\(21),
	datac => \u0|timer_0|internal_counter\(23),
	datad => \u0|timer_0|internal_counter\(20),
	combout => \u0|timer_0|Equal0~6_combout\);

-- Location: LCCOMB_X45_Y38_N24
\u0|timer_0|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~5_combout\ = (\u0|timer_0|internal_counter\(17) & !\u0|timer_0|internal_counter\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(17),
	datac => \u0|timer_0|internal_counter\(16),
	combout => \u0|timer_0|Equal0~5_combout\);

-- Location: LCCOMB_X45_Y38_N18
\u0|timer_0|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~7_combout\ = (\u0|timer_0|Equal0~6_combout\ & (\u0|timer_0|Equal0~5_combout\ & (!\u0|timer_0|internal_counter\(18) & \u0|timer_0|internal_counter\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~6_combout\,
	datab => \u0|timer_0|Equal0~5_combout\,
	datac => \u0|timer_0|internal_counter\(18),
	datad => \u0|timer_0|internal_counter\(19),
	combout => \u0|timer_0|Equal0~7_combout\);

-- Location: LCCOMB_X46_Y37_N18
\u0|timer_0|internal_counter[25]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[25]~82_combout\ = (\u0|timer_0|internal_counter\(25) & (\u0|timer_0|internal_counter[24]~81\ $ (GND))) # (!\u0|timer_0|internal_counter\(25) & (!\u0|timer_0|internal_counter[24]~81\ & VCC))
-- \u0|timer_0|internal_counter[25]~83\ = CARRY((\u0|timer_0|internal_counter\(25) & !\u0|timer_0|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(25),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[24]~81\,
	combout => \u0|timer_0|internal_counter[25]~82_combout\,
	cout => \u0|timer_0|internal_counter[25]~83\);

-- Location: LCCOMB_X46_Y37_N20
\u0|timer_0|internal_counter[26]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[26]~84_combout\ = (\u0|timer_0|internal_counter\(26) & ((GND) # (!\u0|timer_0|internal_counter[25]~83\))) # (!\u0|timer_0|internal_counter\(26) & (\u0|timer_0|internal_counter[25]~83\ $ (GND)))
-- \u0|timer_0|internal_counter[26]~85\ = CARRY((\u0|timer_0|internal_counter\(26)) # (!\u0|timer_0|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(26),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[25]~83\,
	combout => \u0|timer_0|internal_counter[26]~84_combout\,
	cout => \u0|timer_0|internal_counter[26]~85\);

-- Location: LCCOMB_X47_Y35_N20
\u0|timer_0|period_h_wr_strobe\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_wr_strobe~combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|timer_0|period_l_wr_strobe~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|timer_0|period_l_wr_strobe~5_combout\,
	combout => \u0|timer_0|period_h_wr_strobe~combout\);

-- Location: FF_X47_Y34_N3
\u0|timer_0|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(10));

-- Location: LCCOMB_X47_Y35_N28
\u0|timer_0|force_reload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|force_reload~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|timer_0|period_l_wr_strobe~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|timer_0|period_l_wr_strobe~5_combout\,
	combout => \u0|timer_0|force_reload~0_combout\);

-- Location: FF_X47_Y35_N29
\u0|timer_0|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|force_reload~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|force_reload~q\);

-- Location: LCCOMB_X47_Y35_N26
\u0|timer_0|control_wr_strobe\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|control_wr_strobe~combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|timer_0|period_l_wr_strobe~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|timer_0|period_l_wr_strobe~5_combout\,
	combout => \u0|timer_0|control_wr_strobe~combout\);

-- Location: LCCOMB_X47_Y31_N26
\u0|nios2_gen2_0|cpu|d_writedata[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder_combout\ = \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder_combout\);

-- Location: FF_X47_Y31_N27
\u0|nios2_gen2_0|cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[2]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(2));

-- Location: FF_X47_Y35_N25
\u0|timer_0|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(1));

-- Location: LCCOMB_X47_Y35_N24
\u0|timer_0|counter_is_running~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_is_running~0_combout\ = (!\u0|timer_0|force_reload~q\ & (\u0|timer_0|counter_is_running~q\ & ((\u0|timer_0|control_register\(1)) # (!\u0|timer_0|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~10_combout\,
	datab => \u0|timer_0|force_reload~q\,
	datac => \u0|timer_0|control_register\(1),
	datad => \u0|timer_0|counter_is_running~q\,
	combout => \u0|timer_0|counter_is_running~0_combout\);

-- Location: LCCOMB_X47_Y35_N10
\u0|timer_0|counter_is_running~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_is_running~1_combout\ = (\u0|timer_0|control_wr_strobe~combout\ & ((\u0|nios2_gen2_0|cpu|d_writedata\(2)) # ((!\u0|nios2_gen2_0|cpu|d_writedata\(3) & \u0|timer_0|counter_is_running~0_combout\)))) # 
-- (!\u0|timer_0|control_wr_strobe~combout\ & (((\u0|timer_0|counter_is_running~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|control_wr_strobe~combout\,
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	datad => \u0|timer_0|counter_is_running~0_combout\,
	combout => \u0|timer_0|counter_is_running~1_combout\);

-- Location: FF_X47_Y35_N11
\u0|timer_0|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_is_running~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_is_running~q\);

-- Location: LCCOMB_X47_Y35_N14
\u0|timer_0|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|always0~1_combout\ = (\u0|timer_0|force_reload~q\) # (\u0|timer_0|counter_is_running~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|force_reload~q\,
	datad => \u0|timer_0|counter_is_running~q\,
	combout => \u0|timer_0|always0~1_combout\);

-- Location: FF_X46_Y37_N21
\u0|timer_0|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[26]~84_combout\,
	asdata => \u0|timer_0|period_h_register\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(26));

-- Location: LCCOMB_X46_Y37_N22
\u0|timer_0|internal_counter[27]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[27]~86_combout\ = (\u0|timer_0|internal_counter\(27) & (\u0|timer_0|internal_counter[26]~85\ & VCC)) # (!\u0|timer_0|internal_counter\(27) & (!\u0|timer_0|internal_counter[26]~85\))
-- \u0|timer_0|internal_counter[27]~87\ = CARRY((!\u0|timer_0|internal_counter\(27) & !\u0|timer_0|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(27),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[26]~85\,
	combout => \u0|timer_0|internal_counter[27]~86_combout\,
	cout => \u0|timer_0|internal_counter[27]~87\);

-- Location: FF_X47_Y34_N13
\u0|timer_0|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(11));

-- Location: FF_X46_Y37_N23
\u0|timer_0|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[27]~86_combout\,
	asdata => \u0|timer_0|period_h_register\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(27));

-- Location: LCCOMB_X49_Y38_N30
\u0|timer_0|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~8_combout\ = (\u0|timer_0|internal_counter\(25) & (!\u0|timer_0|internal_counter\(26) & (!\u0|timer_0|internal_counter\(24) & !\u0|timer_0|internal_counter\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(25),
	datab => \u0|timer_0|internal_counter\(26),
	datac => \u0|timer_0|internal_counter\(24),
	datad => \u0|timer_0|internal_counter\(27),
	combout => \u0|timer_0|Equal0~8_combout\);

-- Location: LCCOMB_X46_Y37_N24
\u0|timer_0|internal_counter[28]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[28]~88_combout\ = (\u0|timer_0|internal_counter\(28) & ((GND) # (!\u0|timer_0|internal_counter[27]~87\))) # (!\u0|timer_0|internal_counter\(28) & (\u0|timer_0|internal_counter[27]~87\ $ (GND)))
-- \u0|timer_0|internal_counter[28]~89\ = CARRY((\u0|timer_0|internal_counter\(28)) # (!\u0|timer_0|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(28),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[27]~87\,
	combout => \u0|timer_0|internal_counter[28]~88_combout\,
	cout => \u0|timer_0|internal_counter[28]~89\);

-- Location: LCCOMB_X55_Y30_N16
\u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~18_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(10) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(10),
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~18_combout\);

-- Location: LCCOMB_X58_Y33_N20
\u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(11),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17_combout\);

-- Location: LCCOMB_X50_Y37_N12
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X50_Y37_N28
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\);

-- Location: LCCOMB_X42_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X42_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X42_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: LCCOMB_X43_Y33_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X43_Y33_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X42_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: LCCOMB_X42_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\);

-- Location: FF_X42_Y36_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X47_Y37_N30
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: LCCOMB_X47_Y37_N2
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|always0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\);

-- Location: LCCOMB_X47_Y37_N20
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X47_Y37_N26
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~3_combout\);

-- Location: FF_X47_Y37_N27
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X47_Y37_N6
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\);

-- Location: LCCOMB_X45_Y37_N22
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: LCCOMB_X47_Y37_N28
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X45_Y37_N23
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X45_Y37_N20
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X45_Y37_N21
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X45_Y37_N10
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X45_Y37_N11
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X45_Y37_N16
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X45_Y37_N17
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X45_Y37_N6
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(5),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X45_Y37_N7
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X45_Y37_N12
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X45_Y37_N13
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X45_Y37_N26
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X45_Y37_N27
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X47_Y37_N0
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X47_Y37_N8
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: FF_X47_Y37_N9
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X49_Y37_N2
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X49_Y37_N3
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X49_Y37_N18
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~1_combout\);

-- Location: FF_X49_Y37_N19
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X47_Y37_N22
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\);

-- Location: FF_X50_Y37_N29
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read~q\);

-- Location: FF_X50_Y34_N31
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read1~q\);

-- Location: LCCOMB_X47_Y37_N16
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~2_combout\);

-- Location: LCCOMB_X51_Y35_N20
\u0|jtag_uart_0|woverflow~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\ & (!\u0|jtag_uart_0|av_waitrequest~q\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\,
	datab => \u0|jtag_uart_0|av_waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\,
	combout => \u0|jtag_uart_0|woverflow~0_combout\);

-- Location: LCCOMB_X51_Y35_N30
\u0|jtag_uart_0|fifo_wr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_wr~0_combout\ = (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \u0|jtag_uart_0|woverflow~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|woverflow~0_combout\,
	combout => \u0|jtag_uart_0|fifo_wr~0_combout\);

-- Location: FF_X51_Y35_N31
\u0|jtag_uart_0|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|fifo_wr~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_wr~q\);

-- Location: FF_X50_Y34_N25
\u0|jtag_uart_0|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|r_val~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|r_val~q\);

-- Location: LCCOMB_X50_Y34_N18
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \u0|jtag_uart_0|r_val~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: FF_X50_Y34_N19
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X50_Y34_N22
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \u0|jtag_uart_0|r_val~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X51_Y34_N2
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X51_Y34_N3
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X51_Y34_N4
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X51_Y34_N5
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X51_Y34_N6
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X51_Y34_N7
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X51_Y34_N8
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X51_Y34_N9
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X51_Y34_N10
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X51_Y34_N11
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X51_Y34_N12
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X51_Y34_N13
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X50_Y34_N4
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X50_Y34_N5
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X50_Y34_N6
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X50_Y34_N7
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X50_Y34_N8
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X50_Y34_N9
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X50_Y34_N10
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X50_Y34_N11
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X50_Y34_N12
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X50_Y34_N13
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X50_Y34_N14
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X50_Y34_N15
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X46_Y28_N5
\u0|nios2_gen2_0|cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(6));

-- Location: FF_X47_Y30_N9
\u0|nios2_gen2_0|cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(7));

-- Location: M9K_X53_Y34_N0
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab3:u0|lab3_jtag_uart_0:jtag_uart_0|lab3_jtag_uart_0_scfifo_w:the_lab3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|fifo_wr~q\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \u0|jtag_uart_0|r_val~0_combout\,
	ena2 => \u0|jtag_uart_0|fifo_wr~q\,
	clr0 => \u0|rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X49_Y37_N12
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X49_Y37_N13
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X49_Y37_N26
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X49_Y37_N27
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X49_Y37_N22
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X49_Y37_N0
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X50_Y37_N16
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\);

-- Location: FF_X50_Y37_N17
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X50_Y37_N30
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\);

-- Location: FF_X50_Y37_N31
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X49_Y34_N12
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datac => \u0|jtag_uart_0|t_dav~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X50_Y37_N22
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X47_Y37_N4
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\);

-- Location: FF_X50_Y37_N25
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write~q\);

-- Location: LCCOMB_X49_Y34_N4
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\);

-- Location: FF_X49_Y34_N5
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write1~q\);

-- Location: FF_X49_Y34_N3
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X50_Y34_N16
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X50_Y34_N17
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X49_Y34_N20
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X49_Y34_N21
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X51_Y32_N26
\u0|jtag_uart_0|wr_rfifo\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|wr_rfifo~combout\ = (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & !\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u0|jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X51_Y31_N4
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\u0|jtag_uart_0|wr_rfifo~combout\)))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (!\u0|jtag_uart_0|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u0|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X51_Y35_N18
\u0|jtag_uart_0|fifo_rd~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~0_combout\ = (!\u0|jtag_uart_0|av_waitrequest~q\ & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|av_waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|jtag_uart_0|fifo_rd~0_combout\);

-- Location: LCCOMB_X51_Y35_N14
\u0|jtag_uart_0|fifo_rd~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & (\u0|jtag_uart_0|fifo_rd~0_combout\ & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ & 
-- \u0|mm_interconnect_0|router|Equal10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datab => \u0|jtag_uart_0|fifo_rd~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\,
	datad => \u0|mm_interconnect_0|router|Equal10~1_combout\,
	combout => \u0|jtag_uart_0|fifo_rd~2_combout\);

-- Location: LCCOMB_X51_Y32_N16
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\u0|jtag_uart_0|fifo_rd~2_combout\ $ 
-- (((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\))))) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \u0|jtag_uart_0|fifo_rd~2_combout\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X51_Y31_N5
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X51_Y31_N6
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\u0|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((GND))))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (\u0|jtag_uart_0|wr_rfifo~combout\)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u0|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X51_Y31_N7
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X51_Y31_N8
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ 
-- & (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\u0|jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \u0|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X51_Y31_N9
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X51_Y31_N10
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\u0|jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- ((GND))))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\u0|jtag_uart_0|wr_rfifo~combout\)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \u0|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X51_Y31_N11
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X51_Y33_N16
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X51_Y31_N12
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ 
-- & (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\u0|jtag_uart_0|wr_rfifo~combout\)))))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\u0|jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \u0|jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X51_Y31_N13
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X51_Y31_N14
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X51_Y31_N15
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X51_Y33_N30
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\u0|jtag_uart_0|wr_rfifo~combout\) # ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|wr_rfifo~combout\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X51_Y32_N22
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X51_Y32_N24
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\u0|jtag_uart_0|fifo_rd~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|fifo_rd~2_combout\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X51_Y32_N25
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X51_Y35_N12
\u0|jtag_uart_0|fifo_rd~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|fifo_rd~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\ & \u0|jtag_uart_0|fifo_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\,
	datad => \u0|jtag_uart_0|fifo_rd~0_combout\,
	combout => \u0|jtag_uart_0|fifo_rd~1_combout\);

-- Location: LCCOMB_X51_Y33_N20
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X51_Y33_N24
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X51_Y33_N26
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u0|jtag_uart_0|fifo_rd~1_combout\ & ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_rd~1_combout\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X51_Y33_N27
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X49_Y34_N25
\u0|jtag_uart_0|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|t_dav~q\);

-- Location: LCCOMB_X45_Y37_N24
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|t_dav~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X45_Y37_N25
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X50_Y34_N0
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\);

-- Location: FF_X50_Y34_N1
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X49_Y37_N4
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X49_Y37_N5
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X49_Y37_N30
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCCOMB_X49_Y37_N10
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: FF_X49_Y37_N11
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X49_Y37_N28
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCCOMB_X49_Y37_N8
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: FF_X49_Y37_N9
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X50_Y37_N26
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X49_Y37_N14
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X49_Y37_N15
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X50_Y37_N24
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X47_Y37_N24
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X47_Y37_N25
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X47_Y37_N10
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X47_Y37_N18
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X47_Y37_N19
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X47_Y37_N12
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: LCCOMB_X47_Y37_N14
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: FF_X47_Y37_N15
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X50_Y37_N18
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X49_Y37_N6
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: FF_X49_Y37_N7
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X49_Y37_N24
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X49_Y37_N16
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X49_Y37_N17
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X49_Y37_N20
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~2_combout\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: FF_X49_Y37_N21
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: FF_X50_Y34_N29
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read2~q\);

-- Location: FF_X50_Y37_N19
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X50_Y34_N28
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read2~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|read_req~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X50_Y34_N2
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X50_Y34_N3
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X51_Y34_N20
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\u0|jtag_uart_0|fifo_wr~q\)))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|fifo_wr~q\ $ 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X51_Y34_N14
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \u0|jtag_uart_0|fifo_wr~q\ $ (\u0|jtag_uart_0|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|fifo_wr~q\,
	datad => \u0|jtag_uart_0|r_val~0_combout\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X51_Y34_N21
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X51_Y34_N22
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\u0|jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (GND))))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\u0|jtag_uart_0|fifo_wr~q\ $ 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X51_Y34_N23
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X51_Y34_N24
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ 
-- & (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~q\)))))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|jtag_uart_0|fifo_wr~q\ $ (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X51_Y34_N25
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X51_Y34_N26
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\u0|jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (GND))))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\u0|jtag_uart_0|fifo_wr~q\ $ 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X51_Y34_N27
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X51_Y34_N28
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ 
-- & (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\u0|jtag_uart_0|fifo_wr~q\)))))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|jtag_uart_0|fifo_wr~q\ $ (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X51_Y34_N29
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X51_Y34_N30
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X51_Y34_N31
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X51_Y33_N28
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X51_Y34_N0
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- (((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))) # 
-- (!\u0|jtag_uart_0|r_val~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \u0|jtag_uart_0|r_val~0_combout\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X50_Y34_N20
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\u0|jtag_uart_0|fifo_wr~q\) # 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|jtag_uart_0|fifo_wr~q\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X50_Y34_N21
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X50_Y34_N24
\u0|jtag_uart_0|r_val~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|r_val~0_combout\ = (!\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ & (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((!\u0|jtag_uart_0|r_val~q\) # 
-- (!\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datac => \u0|jtag_uart_0|r_val~q\,
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \u0|jtag_uart_0|r_val~0_combout\);

-- Location: LCCOMB_X51_Y34_N18
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X51_Y34_N16
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\u0|jtag_uart_0|fifo_wr~q\ & (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|fifo_wr~q\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X50_Y34_N26
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\u0|jtag_uart_0|r_val~0_combout\ & ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|r_val~0_combout\,
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X50_Y34_N27
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X46_Y30_N10
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X46_Y30_N11
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X46_Y36_N26
\u0|timer_0|Equal6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~1_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|Equal6~1_combout\);

-- Location: LCCOMB_X47_Y32_N8
\u0|nios2_gen2_0|cpu|E_st_data[13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[13]~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[13]~4_combout\);

-- Location: FF_X47_Y32_N9
\u0|nios2_gen2_0|cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[13]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(13));

-- Location: LCCOMB_X47_Y36_N18
\u0|timer_0|period_l_register[13]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[13]~8_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	combout => \u0|timer_0|period_l_register[13]~8_combout\);

-- Location: FF_X47_Y36_N19
\u0|timer_0|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[13]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(13));

-- Location: FF_X47_Y36_N5
\u0|timer_0|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(13));

-- Location: LCCOMB_X46_Y36_N8
\u0|timer_0|Equal6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|Equal6~0_combout\);

-- Location: LCCOMB_X47_Y36_N4
\u0|timer_0|read_mux_out[13]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[13]~25_combout\ = (\u0|timer_0|Equal6~1_combout\ & (((\u0|timer_0|period_h_register\(13) & \u0|timer_0|Equal6~0_combout\)) # (!\u0|timer_0|period_l_register\(13)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (((\u0|timer_0|period_h_register\(13) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_l_register\(13),
	datac => \u0|timer_0|period_h_register\(13),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[13]~25_combout\);

-- Location: LCCOMB_X46_Y36_N24
\u0|timer_0|counter_snapshot[13]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[13]~12_combout\ = !\u0|timer_0|internal_counter\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(13),
	combout => \u0|timer_0|counter_snapshot[13]~12_combout\);

-- Location: LCCOMB_X47_Y35_N2
\u0|timer_0|snap_strobe~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|snap_strobe~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|timer_0|period_l_wr_strobe~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|timer_0|period_l_wr_strobe~5_combout\,
	combout => \u0|timer_0|snap_strobe~0_combout\);

-- Location: FF_X46_Y36_N25
\u0|timer_0|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[13]~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(13));

-- Location: LCCOMB_X46_Y36_N18
\u0|timer_0|read_mux_out~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~26_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|timer_0|counter_snapshot\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|timer_0|counter_snapshot\(13),
	combout => \u0|timer_0|read_mux_out~26_combout\);

-- Location: LCCOMB_X45_Y35_N20
\u0|timer_0|Equal6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~2_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|Equal6~2_combout\);

-- Location: FF_X46_Y36_N29
\u0|timer_0|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(29),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(29));

-- Location: LCCOMB_X46_Y36_N2
\u0|timer_0|read_mux_out[13]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[13]~27_combout\ = (\u0|timer_0|read_mux_out[13]~25_combout\) # ((\u0|timer_0|read_mux_out~26_combout\) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|counter_snapshot\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[13]~25_combout\,
	datab => \u0|timer_0|read_mux_out~26_combout\,
	datac => \u0|timer_0|Equal6~2_combout\,
	datad => \u0|timer_0|counter_snapshot\(29),
	combout => \u0|timer_0|read_mux_out[13]~27_combout\);

-- Location: FF_X46_Y36_N3
\u0|timer_0|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[13]~27_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(13));

-- Location: FF_X46_Y30_N25
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X46_Y30_N24
\u0|mm_interconnect_0|rsp_mux|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(13),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\);

-- Location: LCCOMB_X50_Y32_N22
\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\);

-- Location: LCCOMB_X50_Y32_N26
\u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # ((!\u0|nios2_gen2_0|cpu|Add1~9_combout\ & \u0|nios2_gen2_0|cpu|Add1~7_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (((!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\)) # (!\u0|nios2_gen2_0|cpu|Add1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\);

-- Location: FF_X50_Y32_N27
\u0|nios2_gen2_0|cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(1));

-- Location: LCCOMB_X46_Y28_N18
\u0|mm_interconnect_0|cmd_mux_002|src_data[33]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(33) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(1) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_byteenable\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(33));

-- Location: FF_X46_Y28_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X45_Y28_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X50_Y32_N12
\u0|nios2_gen2_0|cpu|E_st_data[9]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[9]~10_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[9]~10_combout\);

-- Location: FF_X50_Y32_N13
\u0|nios2_gen2_0|cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[9]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(9));

-- Location: LCCOMB_X41_Y32_N18
\u0|mm_interconnect_0|cmd_mux_002|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(9) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\);

-- Location: FF_X41_Y32_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X42_Y28_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X39_Y28_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\);

-- Location: LCCOMB_X40_Y31_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12) & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X40_Y31_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X39_Y30_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(13),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X39_Y30_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13));

-- Location: LCCOMB_X39_Y28_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(12) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\);

-- Location: FF_X39_Y28_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X39_Y28_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(12),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~12_combout\);

-- Location: LCCOMB_X38_Y29_N18
\u0|mm_interconnect_0|cmd_mux_002|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\);

-- Location: FF_X38_Y29_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X56_Y30_N28
\u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(14),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~14_combout\);

-- Location: LCCOMB_X58_Y31_N12
\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(6) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(6) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(6) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(6),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~11\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X58_Y31_N14
\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(7) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(7) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\) # (!\u0|nios2_gen2_0|cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(7),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~13\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X58_Y31_N16
\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(8) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(8) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(8) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(8),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~15\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X57_Y33_N12
\u0|nios2_gen2_0|cpu|R_src2_lo[10]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[10]~13_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(16)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[10]~13_combout\);

-- Location: FF_X57_Y33_N13
\u0|nios2_gen2_0|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[10]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(10));

-- Location: LCCOMB_X57_Y33_N30
\u0|nios2_gen2_0|cpu|Add1~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~27_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(10),
	combout => \u0|nios2_gen2_0|cpu|Add1~27_combout\);

-- Location: LCCOMB_X58_Y36_N20
\u0|nios2_gen2_0|cpu|Equal62~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~9_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~9_combout\);

-- Location: LCCOMB_X56_Y36_N30
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|Equal62~13_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|Equal62~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|Equal62~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\);

-- Location: LCCOMB_X56_Y36_N14
\u0|nios2_gen2_0|cpu|Equal62~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~8_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(16) & \u0|nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|Equal62~8_combout\);

-- Location: LCCOMB_X56_Y36_N24
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~8_combout\) # 
-- (\u0|nios2_gen2_0|cpu|Equal62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\);

-- Location: LCCOMB_X55_Y36_N14
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~10_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\ & ((!\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\) # (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~10_combout\);

-- Location: LCCOMB_X54_Y37_N2
\u0|nios2_gen2_0|cpu|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~9_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & !\u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|Equal0~9_combout\);

-- Location: LCCOMB_X55_Y36_N16
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~11_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~12_combout\ & (((!\u0|nios2_gen2_0|cpu|D_iw\(4))))) # (!\u0|nios2_gen2_0|cpu|Equal0~12_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- (\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|Equal0~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~11_combout\);

-- Location: LCCOMB_X55_Y36_N2
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~12_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~11_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(5)) # (!\u0|nios2_gen2_0|cpu|Equal0~15_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(5) & ((\u0|nios2_gen2_0|cpu|Equal0~15_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~12_combout\);

-- Location: LCCOMB_X55_Y36_N12
\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~13_combout\ = ((\u0|nios2_gen2_0|cpu|D_iw\(4) & ((!\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~12_combout\))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~2_combout\) # 
-- (\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~12_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_retaddr~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~13_combout\);

-- Location: FF_X55_Y36_N13
\u0|nios2_gen2_0|cpu|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\);

-- Location: FF_X56_Y37_N3
\u0|nios2_gen2_0|cpu|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_br~q\);

-- Location: LCCOMB_X56_Y37_N4
\u0|nios2_gen2_0|cpu|R_src1~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1~33_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\ & ((\u0|nios2_gen2_0|cpu|R_valid~q\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_br~q\ & \u0|nios2_gen2_0|cpu|E_valid_from_R~q\)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\ & 
-- (\u0|nios2_gen2_0|cpu|R_ctrl_br~q\ & ((\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_retaddr~q\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_br~q\,
	datac => \u0|nios2_gen2_0|cpu|R_valid~q\,
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1~33_combout\);

-- Location: LCCOMB_X50_Y32_N4
\u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # ((!\u0|nios2_gen2_0|cpu|Add1~9_combout\ & !\u0|nios2_gen2_0|cpu|Add1~7_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & (((!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\)) # (!\u0|nios2_gen2_0|cpu|Add1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\);

-- Location: FF_X50_Y32_N5
\u0|nios2_gen2_0|cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(0));

-- Location: LCCOMB_X46_Y28_N2
\u0|mm_interconnect_0|cmd_mux_002|src_data[32]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(32) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(32));

-- Location: FF_X46_Y28_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X42_Y28_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: FF_X39_Y31_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(6),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6));

-- Location: LCCOMB_X40_Y32_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X40_Y32_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X47_Y31_N30
\u0|mm_interconnect_0|cmd_mux_002|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(3) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

-- Location: FF_X47_Y31_N31
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X39_Y28_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\);

-- Location: LCCOMB_X39_Y30_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X39_Y30_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7));

-- Location: FF_X39_Y28_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X39_Y28_N12
\u0|mm_interconnect_0|cmd_mux_002|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\);

-- Location: FF_X39_Y28_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(4));

-- Location: LCCOMB_X39_Y28_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15_combout\);

-- Location: LCCOMB_X41_Y28_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X40_Y30_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\);

-- Location: FF_X38_Y30_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(10),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10));

-- Location: LCCOMB_X40_Y30_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10) & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X40_Y30_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X38_Y30_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\);

-- Location: LCCOMB_X38_Y30_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(12))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\);

-- Location: LCCOMB_X39_Y29_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\);

-- Location: FF_X38_Y30_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(11));

-- Location: LCCOMB_X39_Y30_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(9),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X39_Y30_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9));

-- Location: LCCOMB_X40_Y30_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X40_Y30_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X38_Y30_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\);

-- Location: LCCOMB_X38_Y30_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(11))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(11),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\);

-- Location: FF_X38_Y30_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(10));

-- Location: LCCOMB_X42_Y28_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X42_Y28_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\);

-- Location: FF_X38_Y30_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(11),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11));

-- Location: FF_X42_Y28_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11),
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X40_Y30_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\);

-- Location: FF_X40_Y30_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X39_Y30_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\);

-- Location: LCCOMB_X38_Y30_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(10))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(10),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\);

-- Location: FF_X38_Y30_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(9));

-- Location: LCCOMB_X40_Y30_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X40_Y30_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X40_Y32_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7) & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X40_Y32_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X38_Y30_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\);

-- Location: LCCOMB_X38_Y30_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(9))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(9),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\);

-- Location: FF_X38_Y30_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(8));

-- Location: LCCOMB_X39_Y30_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X39_Y30_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8));

-- Location: FF_X40_Y30_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X38_Y29_N4
\u0|mm_interconnect_0|cmd_mux_002|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\);

-- Location: FF_X38_Y29_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(5));

-- Location: LCCOMB_X38_Y29_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(5),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\);

-- Location: LCCOMB_X46_Y28_N6
\u0|mm_interconnect_0|cmd_mux_002|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\);

-- Location: FF_X46_Y28_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X39_Y29_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(6),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout\);

-- Location: LCCOMB_X47_Y30_N0
\u0|mm_interconnect_0|cmd_mux_002|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(7) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\);

-- Location: FF_X47_Y30_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X43_Y30_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(7),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\);

-- Location: LCCOMB_X42_Y28_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) $ 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCCOMB_X46_Y32_N2
\u0|mm_interconnect_0|cmd_mux_002|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(17) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(17),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\);

-- Location: FF_X46_Y32_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X46_Y32_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(17),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\);

-- Location: LCCOMB_X47_Y32_N14
\u0|nios2_gen2_0|cpu|d_byteenable[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\);

-- Location: LCCOMB_X47_Y32_N4
\u0|nios2_gen2_0|cpu|E_st_data[21]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[21]~11_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[21]~11_combout\);

-- Location: FF_X47_Y32_N5
\u0|nios2_gen2_0|cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[21]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(21));

-- Location: LCCOMB_X47_Y32_N10
\u0|mm_interconnect_0|cmd_mux_002|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(21) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(21),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\);

-- Location: FF_X47_Y32_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X41_Y28_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X41_Y28_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X41_Y32_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(21),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\);

-- Location: LCCOMB_X43_Y31_N10
\u0|mm_interconnect_0|cmd_mux_002|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(22),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\);

-- Location: FF_X43_Y31_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(22));

-- Location: LCCOMB_X40_Y31_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(22),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout\);

-- Location: LCCOMB_X47_Y30_N2
\u0|mm_interconnect_0|cmd_mux_002|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(23),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\);

-- Location: FF_X47_Y30_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X50_Y32_N30
\u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # ((\u0|nios2_gen2_0|cpu|Add1~9_combout\ & !\u0|nios2_gen2_0|cpu|Add1~7_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~9_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\);

-- Location: FF_X50_Y32_N31
\u0|nios2_gen2_0|cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(2));

-- Location: LCCOMB_X46_Y28_N22
\u0|mm_interconnect_0|cmd_mux_002|src_data[34]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(34) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(34));

-- Location: FF_X46_Y28_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X36_Y28_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M9K_X33_Y28_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab3:u0|lab3_nios2_gen2_0:nios2_gen2_0|lab3_nios2_gen2_0_cpu:cpu|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X41_Y28_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X41_Y28_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X41_Y28_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(23),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout\);

-- Location: LCCOMB_X40_Y30_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X40_Y30_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X47_Y32_N16
\u0|nios2_gen2_0|cpu|E_st_data[20]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[20]~12_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[20]~12_combout\);

-- Location: FF_X47_Y32_N17
\u0|nios2_gen2_0|cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[20]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(20));

-- Location: LCCOMB_X47_Y32_N12
\u0|mm_interconnect_0|cmd_mux_002|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(20),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\);

-- Location: FF_X47_Y32_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X42_Y32_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(20),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\);

-- Location: LCCOMB_X40_Y31_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X40_Y31_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X54_Y29_N12
\u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(1) & ((!\u0|nios2_gen2_0|cpu|D_iw\(4)) # (!\u0|nios2_gen2_0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\);

-- Location: LCCOMB_X54_Y29_N30
\u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\);

-- Location: FF_X54_Y29_N31
\u0|nios2_gen2_0|cpu|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X57_Y32_N30
\u0|nios2_gen2_0|cpu|av_fill_bit~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed~q\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7),
	combout => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X50_Y32_N20
\u0|nios2_gen2_0|cpu|d_writedata[26]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[26]~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[26]~2_combout\);

-- Location: FF_X50_Y32_N21
\u0|nios2_gen2_0|cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[26]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(26));

-- Location: LCCOMB_X38_Y29_N6
\u0|mm_interconnect_0|cmd_mux_002|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(26) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(26),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\);

-- Location: FF_X38_Y29_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(26));

-- Location: LCCOMB_X38_Y29_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(26),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\);

-- Location: LCCOMB_X41_Y28_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\);

-- Location: FF_X41_Y28_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X43_Y29_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X43_Y29_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X47_Y32_N22
\u0|mm_interconnect_0|cmd_mux_002|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\);

-- Location: FF_X47_Y32_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(28));

-- Location: LCCOMB_X41_Y29_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(28),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\);

-- Location: LCCOMB_X38_Y29_N28
\u0|mm_interconnect_0|cmd_mux_002|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(29),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\);

-- Location: FF_X38_Y29_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X41_Y29_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(29),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: LCCOMB_X41_Y32_N12
\u0|mm_interconnect_0|cmd_mux_002|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(30) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(30),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\);

-- Location: FF_X41_Y32_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X41_Y32_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(30),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X47_Y28_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~36_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~36_combout\);

-- Location: FF_X47_Y28_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(29));

-- Location: FF_X52_Y28_N3
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X52_Y28_N2
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~7_combout\ & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~7_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~7_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29),
	datad => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X55_Y29_N8
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\);

-- Location: FF_X55_Y29_N9
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5));

-- Location: LCCOMB_X49_Y28_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~37_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~37_combout\);

-- Location: FF_X49_Y28_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(30));

-- Location: FF_X49_Y28_N3
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X49_Y28_N2
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~8_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X55_Y29_N12
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\);

-- Location: FF_X55_Y29_N13
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6));

-- Location: LCCOMB_X55_Y37_N12
\u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & ((\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(14))) # (!\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(3)))))) # 
-- (!\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (((\u0|nios2_gen2_0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X55_Y37_N13
\u0|nios2_gen2_0|cpu|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_compare_op\(0));

-- Location: M9K_X53_Y33_N0
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab3:u0|lab3_nios2_gen2_0:nios2_gen2_0|lab3_nios2_gen2_0_cpu:cpu|lab3_nios2_gen2_0_cpu_register_bank_a_module:lab3_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X54_Y33_N0
\u0|nios2_gen2_0|cpu|R_src1[31]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[31]~38_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \u0|nios2_gen2_0|cpu|R_src1[31]~38_combout\);

-- Location: FF_X54_Y33_N1
\u0|nios2_gen2_0|cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[31]~38_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(31));

-- Location: LCCOMB_X54_Y37_N28
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(2) $ (!\u0|nios2_gen2_0|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\);

-- Location: LCCOMB_X55_Y37_N18
\u0|nios2_gen2_0|cpu|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(3) & \u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~5_combout\);

-- Location: LCCOMB_X57_Y37_N14
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (((!\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & !\u0|nios2_gen2_0|cpu|Equal0~5_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|Equal0~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\);

-- Location: LCCOMB_X57_Y37_N2
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & (\u0|nios2_gen2_0|cpu|Equal62~0_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(15) $ (\u0|nios2_gen2_0|cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X57_Y37_N20
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\ = (\u0|nios2_gen2_0|cpu|R_valid~q\ & ((\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_valid~q\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\);

-- Location: FF_X57_Y37_N21
\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X56_Y33_N26
\u0|nios2_gen2_0|cpu|E_arith_src1[31]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_arith_src1\(31) = \u0|nios2_gen2_0|cpu|E_src1\(31) $ (\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(31),
	datac => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\,
	combout => \u0|nios2_gen2_0|cpu|E_arith_src1\(31));

-- Location: LCCOMB_X57_Y37_N24
\u0|nios2_gen2_0|cpu|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~10_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(2) & (!\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(3) & !\u0|nios2_gen2_0|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|Equal0~10_combout\);

-- Location: LCCOMB_X56_Y37_N0
\u0|nios2_gen2_0|cpu|D_ctrl_logic~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ = (!\u0|nios2_gen2_0|cpu|Equal0~10_combout\ & ((!\u0|nios2_gen2_0|cpu|Equal0~9_combout\) # (!\u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X57_Y37_N0
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|Equal0~4_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\);

-- Location: LCCOMB_X56_Y37_N26
\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw\(5) & 
-- !\u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\);

-- Location: FF_X56_Y37_N27
\u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X56_Y37_N8
\u0|nios2_gen2_0|cpu|R_src2_hi[15]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (((\u0|nios2_gen2_0|cpu|D_iw\(21))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # 
-- (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X56_Y37_N6
\u0|nios2_gen2_0|cpu|R_src2_hi[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\ & (\u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ & !\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\,
	datac => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\);

-- Location: FF_X56_Y37_N7
\u0|nios2_gen2_0|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(31));

-- Location: LCCOMB_X56_Y33_N24
\u0|nios2_gen2_0|cpu|Add1~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~56_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(31) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(31),
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~56_combout\);

-- Location: LCCOMB_X56_Y32_N4
\u0|nios2_gen2_0|cpu|E_src2[30]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[30]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[30]~4_combout\);

-- Location: LCCOMB_X49_Y29_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\);

-- Location: FF_X49_Y29_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(20));

-- Location: FF_X49_Y29_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X49_Y29_N6
\u0|mm_interconnect_0|rsp_mux_001|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X58_Y31_N18
\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(9) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(9) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\) # (!\u0|nios2_gen2_0|cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~17\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X58_Y31_N20
\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(10) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(10) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(10) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(10),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~19\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X59_Y33_N28
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~11_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~44_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ 
-- & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~44_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~11_combout\);

-- Location: FF_X59_Y33_N29
\u0|nios2_gen2_0|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(10));

-- Location: LCCOMB_X58_Y33_N8
\u0|mm_interconnect_0|cmd_mux_003|src_data[48]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(10)) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(12))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(10),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(12),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(48));

-- Location: LCCOMB_X50_Y31_N28
\u0|mm_interconnect_0|cmd_mux_003|src_data[34]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(34) = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(2) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(34));

-- Location: M9K_X53_Y32_N0
\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab3:u0|lab3_nios2_gen2_0:nios2_gen2_0|lab3_nios2_gen2_0_cpu:cpu|lab3_nios2_gen2_0_cpu_register_bank_b_module:lab3_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y32_N30
\u0|nios2_gen2_0|cpu|E_st_data[18]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[18]~14_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[18]~14_combout\);

-- Location: FF_X55_Y32_N31
\u0|nios2_gen2_0|cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[18]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(18));

-- Location: LCCOMB_X43_Y30_N20
\u0|mm_interconnect_0|cmd_mux_003|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(18) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(18),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\);

-- Location: LCCOMB_X47_Y31_N10
\u0|mm_interconnect_0|cmd_mux_003|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(19) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(19),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\);

-- Location: LCCOMB_X47_Y32_N26
\u0|mm_interconnect_0|cmd_mux_003|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(20),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\);

-- Location: M9K_X53_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X58_Y31_N22
\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(11) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(11) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\) # (!\u0|nios2_gen2_0|cpu|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~21\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X57_Y31_N10
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~46_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ 
-- & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~46_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10_combout\);

-- Location: FF_X57_Y31_N11
\u0|nios2_gen2_0|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(11));

-- Location: LCCOMB_X56_Y31_N0
\u0|mm_interconnect_0|cmd_mux_003|src_data[49]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(11)) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(13))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|W_alu_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(49));

-- Location: LCCOMB_X49_Y28_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~32_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~32_combout\);

-- Location: FF_X49_Y28_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(18));

-- Location: FF_X52_Y31_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18));

-- Location: M9K_X53_Y16_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000FFFFFFFC10187480068001A9020212F04503000808D000009391084B9174B944506842276CA5F7E44444328848118188A2ADF226228AE460622ABBC8453A655D2E213053F109DBE5E23E8B4BEF909010844355788475C48AA97CD53FE7EE83526A44B512E1148801080001108B969F237DC5EDFD7176FEAF3EDF3F2",
	mem_init0 => X"50E880486EF5C0F8DB0000F2CBC412FEF0D9CB3786F6B2604537D678AC08DCA404C66555C8CDBC3A1F73B3FADC910126E52023F168C3A6F01F9BBA3E3816B5AD1BD2E06511223246005C461B680403C10F8100096802CED9524FC743F2283A45403600369B034E628073472B234E814000101C07800040F04A000006C1400007FBAE94AB3CD880069836200200199B03440000936F0291C440222F973180042112E2AE0195D700D255701A915D78158040003811001F920002A0840001310904182C2201060B08804182C22098989800C425555420C623118F11A3C7C8442318C678840010914D3E21D109A7191541D71E213EF752CF3DF08000013008000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y27_N16
\u0|nios2_gen2_0|cpu|F_iw[18]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[18]~50_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[18]~50_combout\);

-- Location: LCCOMB_X52_Y31_N26
\u0|nios2_gen2_0|cpu|F_iw[18]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[18]~51_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18)) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|F_iw[18]~50_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[18]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18),
	datad => \u0|nios2_gen2_0|cpu|F_iw[18]~50_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[18]~51_combout\);

-- Location: LCCOMB_X52_Y31_N4
\u0|nios2_gen2_0|cpu|F_iw[18]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[18]~52_combout\ = (\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & (((\u0|nios2_gen2_0|cpu|F_iw[18]~51_combout\ & \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\)) # (!\u0|nios2_gen2_0|cpu|hbreak_enabled~q\))) # 
-- (!\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & (\u0|nios2_gen2_0|cpu|F_iw[18]~51_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[18]~51_combout\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[18]~52_combout\);

-- Location: FF_X52_Y31_N5
\u0|nios2_gen2_0|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[18]~52_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(18));

-- Location: LCCOMB_X56_Y31_N6
\u0|nios2_gen2_0|cpu|E_src1[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[14]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(18),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[14]~3_combout\);

-- Location: LCCOMB_X58_Y31_N24
\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(12) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(12) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(12) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(12),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~23\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\);

-- Location: FF_X56_Y31_N7
\u0|nios2_gen2_0|cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[14]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(14));

-- Location: LCCOMB_X56_Y32_N0
\u0|nios2_gen2_0|cpu|R_src2_lo[14]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[14]~9_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(20)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(20),
	datad => \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[14]~9_combout\);

-- Location: FF_X56_Y32_N1
\u0|nios2_gen2_0|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[14]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(14));

-- Location: LCCOMB_X56_Y32_N26
\u0|nios2_gen2_0|cpu|Add1~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~23_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(14),
	combout => \u0|nios2_gen2_0|cpu|Add1~23_combout\);

-- Location: LCCOMB_X46_Y32_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~33_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~33_combout\);

-- Location: FF_X46_Y32_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(17));

-- Location: FF_X46_Y32_N21
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X46_Y32_N30
\u0|nios2_gen2_0|cpu|F_iw[17]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[17]~54_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17)) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|F_iw[17]~53_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[17]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17),
	datac => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[17]~53_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[17]~54_combout\);

-- Location: LCCOMB_X52_Y31_N14
\u0|nios2_gen2_0|cpu|F_iw[17]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[17]~55_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & (((\u0|nios2_gen2_0|cpu|F_iw[17]~54_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & (((\u0|nios2_gen2_0|cpu|hbreak_enabled~q\)) # 
-- (!\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[17]~54_combout\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[17]~55_combout\);

-- Location: FF_X52_Y31_N15
\u0|nios2_gen2_0|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[17]~55_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(17));

-- Location: LCCOMB_X57_Y33_N0
\u0|nios2_gen2_0|cpu|E_src1[13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[13]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(17),
	combout => \u0|nios2_gen2_0|cpu|E_src1[13]~4_combout\);

-- Location: FF_X57_Y33_N1
\u0|nios2_gen2_0|cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[13]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(13));

-- Location: LCCOMB_X57_Y33_N28
\u0|nios2_gen2_0|cpu|R_src2_lo[12]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[12]~11_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(18))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(18),
	datab => \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[12]~11_combout\);

-- Location: FF_X57_Y33_N29
\u0|nios2_gen2_0|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[12]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(12));

-- Location: LCCOMB_X57_Y33_N22
\u0|nios2_gen2_0|cpu|Add1~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~25_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(12),
	combout => \u0|nios2_gen2_0|cpu|Add1~25_combout\);

-- Location: LCCOMB_X57_Y33_N4
\u0|nios2_gen2_0|cpu|E_src1[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[11]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|E_src1[11]~6_combout\);

-- Location: FF_X57_Y33_N5
\u0|nios2_gen2_0|cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[11]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(11));

-- Location: LCCOMB_X57_Y33_N16
\u0|nios2_gen2_0|cpu|R_src2_lo[11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[11]~12_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(17))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(17),
	datac => \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[11]~12_combout\);

-- Location: FF_X57_Y33_N17
\u0|nios2_gen2_0|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[11]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(11));

-- Location: LCCOMB_X57_Y33_N2
\u0|nios2_gen2_0|cpu|Add1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~26_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(11),
	combout => \u0|nios2_gen2_0|cpu|Add1~26_combout\);

-- Location: LCCOMB_X56_Y34_N0
\u0|nios2_gen2_0|cpu|Add1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~36_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(8) & ((\u0|nios2_gen2_0|cpu|Add1~29_combout\ & (\u0|nios2_gen2_0|cpu|Add1~35\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~29_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~35\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(8) & ((\u0|nios2_gen2_0|cpu|Add1~29_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~35\)) # (!\u0|nios2_gen2_0|cpu|Add1~29_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~35\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~37\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(8) & (!\u0|nios2_gen2_0|cpu|Add1~29_combout\ & !\u0|nios2_gen2_0|cpu|Add1~35\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(8) & ((!\u0|nios2_gen2_0|cpu|Add1~35\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(8),
	datab => \u0|nios2_gen2_0|cpu|Add1~29_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~35\,
	combout => \u0|nios2_gen2_0|cpu|Add1~36_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~37\);

-- Location: LCCOMB_X56_Y34_N2
\u0|nios2_gen2_0|cpu|Add1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~38_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(9) $ (\u0|nios2_gen2_0|cpu|Add1~28_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~37\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~39\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(9) & ((\u0|nios2_gen2_0|cpu|Add1~28_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~37\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(9) & (\u0|nios2_gen2_0|cpu|Add1~28_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(9),
	datab => \u0|nios2_gen2_0|cpu|Add1~28_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~37\,
	combout => \u0|nios2_gen2_0|cpu|Add1~38_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~39\);

-- Location: LCCOMB_X56_Y34_N4
\u0|nios2_gen2_0|cpu|Add1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~40_combout\ = (\u0|nios2_gen2_0|cpu|Add1~27_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(10) & (\u0|nios2_gen2_0|cpu|Add1~39\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(10) & (!\u0|nios2_gen2_0|cpu|Add1~39\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~27_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(10) & (!\u0|nios2_gen2_0|cpu|Add1~39\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(10) & ((\u0|nios2_gen2_0|cpu|Add1~39\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~41\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~27_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(10) & !\u0|nios2_gen2_0|cpu|Add1~39\)) # (!\u0|nios2_gen2_0|cpu|Add1~27_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~39\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(10),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~39\,
	combout => \u0|nios2_gen2_0|cpu|Add1~40_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~41\);

-- Location: LCCOMB_X56_Y34_N6
\u0|nios2_gen2_0|cpu|Add1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~42_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(11) $ (\u0|nios2_gen2_0|cpu|Add1~26_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~41\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~43\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(11) & ((\u0|nios2_gen2_0|cpu|Add1~26_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~41\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(11) & (\u0|nios2_gen2_0|cpu|Add1~26_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(11),
	datab => \u0|nios2_gen2_0|cpu|Add1~26_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~41\,
	combout => \u0|nios2_gen2_0|cpu|Add1~42_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~43\);

-- Location: LCCOMB_X56_Y34_N8
\u0|nios2_gen2_0|cpu|Add1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~44_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(12) & ((\u0|nios2_gen2_0|cpu|Add1~25_combout\ & (\u0|nios2_gen2_0|cpu|Add1~43\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~25_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~43\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(12) & ((\u0|nios2_gen2_0|cpu|Add1~25_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~43\)) # (!\u0|nios2_gen2_0|cpu|Add1~25_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~43\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~45\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(12) & (!\u0|nios2_gen2_0|cpu|Add1~25_combout\ & !\u0|nios2_gen2_0|cpu|Add1~43\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(12) & ((!\u0|nios2_gen2_0|cpu|Add1~43\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(12),
	datab => \u0|nios2_gen2_0|cpu|Add1~25_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~43\,
	combout => \u0|nios2_gen2_0|cpu|Add1~44_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~45\);

-- Location: LCCOMB_X56_Y34_N10
\u0|nios2_gen2_0|cpu|Add1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~46_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~24_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(13) $ (!\u0|nios2_gen2_0|cpu|Add1~45\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~47\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~24_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(13)) # (!\u0|nios2_gen2_0|cpu|Add1~45\))) # (!\u0|nios2_gen2_0|cpu|Add1~24_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(13) & 
-- !\u0|nios2_gen2_0|cpu|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~24_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(13),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~45\,
	combout => \u0|nios2_gen2_0|cpu|Add1~46_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~47\);

-- Location: LCCOMB_X56_Y34_N12
\u0|nios2_gen2_0|cpu|Add1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~48_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(14) & ((\u0|nios2_gen2_0|cpu|Add1~23_combout\ & (\u0|nios2_gen2_0|cpu|Add1~47\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~23_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~47\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(14) & ((\u0|nios2_gen2_0|cpu|Add1~23_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~47\)) # (!\u0|nios2_gen2_0|cpu|Add1~23_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~47\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~49\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(14) & (!\u0|nios2_gen2_0|cpu|Add1~23_combout\ & !\u0|nios2_gen2_0|cpu|Add1~47\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(14) & ((!\u0|nios2_gen2_0|cpu|Add1~47\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(14),
	datab => \u0|nios2_gen2_0|cpu|Add1~23_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~47\,
	combout => \u0|nios2_gen2_0|cpu|Add1~48_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~49\);

-- Location: LCCOMB_X57_Y31_N24
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~9_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~48_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~48_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~9_combout\);

-- Location: FF_X57_Y31_N25
\u0|nios2_gen2_0|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(12));

-- Location: LCCOMB_X56_Y30_N30
\u0|mm_interconnect_0|cmd_mux_003|src_data[50]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(50) = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(14)) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(12))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|F_pc\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(12),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(50));

-- Location: M9K_X73_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000009D87480048001A9022212F00580000D088000000391284B9155B944506842276CA5F3A4545431884891018820A9D2262082E440620893C84112611F6E217053F109F9C5623E8B4AEF90A0908C4359388475C68AA97ED535252E9352EA54B552E11EC0A10B8102048B969F2379C02CEC701676A224CE3F2",
	mem_init0 => X"4048004068440010080100C04040025402C88B2016548004011411500080400C00A45404008540B08A70215A801A610C006002006003A00011139AA00010340D0A80600A112090C0000062000404004001800000000A3E8952040001A00000044226082691020260000010804011800222203200088880C40088880620191106422C90A2100884020802220000008001000000000800A10000202797B1C1416052220A0084050052105002904028012481105C002107DB4924808500003108248113B2092044EC8248113B2000000100C421111000E73399CE11A34788421294A578852490A1861821E210C21F0001571E213ED650821DE08000017208000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y29_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\);

-- Location: LCCOMB_X56_Y31_N10
\u0|nios2_gen2_0|cpu|F_iw[20]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[20]~48_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[20]~48_combout\);

-- Location: FF_X56_Y31_N11
\u0|nios2_gen2_0|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[20]~48_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(20));

-- Location: LCCOMB_X56_Y37_N12
\u0|nios2_gen2_0|cpu|R_src2_hi~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\);

-- Location: FF_X56_Y32_N5
\u0|nios2_gen2_0|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[30]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(30));

-- Location: LCCOMB_X55_Y33_N20
\u0|nios2_gen2_0|cpu|Add1~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~57_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(30),
	combout => \u0|nios2_gen2_0|cpu|Add1~57_combout\);

-- Location: LCCOMB_X55_Y32_N4
\u0|nios2_gen2_0|cpu|E_src2[29]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[29]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[29]~5_combout\);

-- Location: LCCOMB_X49_Y29_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\);

-- Location: FF_X49_Y29_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(19));

-- Location: FF_X49_Y29_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X49_Y29_N20
\u0|mm_interconnect_0|rsp_mux_001|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\);

-- Location: M9K_X53_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000FFFFFFFF0000000085CD7480049401A9128212F04502000A180000004390280B9154BD44506842076CA5F3A4141410880890018820A9D2062082E4006208D3C80112611DAE203853F101D9C5621E8B4AEF900490044155788075C58AA97DD535252E83526A4CB532E114B8110054015483969F2179C02CEC701676A326CE3F2",
	mem_init0 => X"6448344069E40019481480C0404022D400C88BA0075584A0111490D114024812008C4C04828530300A70615A88349144409002E9600BA21017539A640410BC2F0A81600111A0104960005203DA04005041804081C00006C952064005B00001844036006699024660400010A3BCFBC020CCD0D400833307E80037303F602EEE1F732C94A3180880220F22202400008803400000022900ADA40022A7973180010182230B00864580D718580AB4642C151B40C0390008BF9200088080A00031001466EC6A0519BB1A81466EC6A000000000C401111000D6AB55AE10A347880002108478804990051C3820C003861915005F1E203ED671C31DE08000013028020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y26_N2
\u0|mm_interconnect_0|rsp_mux|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\);

-- Location: LCCOMB_X49_Y29_N2
\u0|nios2_gen2_0|cpu|F_iw[19]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[19]~49_combout\ = (\u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\) # (((\u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[19]~49_combout\);

-- Location: FF_X49_Y29_N3
\u0|nios2_gen2_0|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[19]~49_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(19));

-- Location: FF_X55_Y32_N5
\u0|nios2_gen2_0|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[29]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(29));

-- Location: LCCOMB_X56_Y33_N28
\u0|nios2_gen2_0|cpu|Add1~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~58_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(29),
	combout => \u0|nios2_gen2_0|cpu|Add1~58_combout\);

-- Location: LCCOMB_X54_Y33_N22
\u0|nios2_gen2_0|cpu|R_src1[28]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[28]~41_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[28]~41_combout\);

-- Location: FF_X54_Y33_N23
\u0|nios2_gen2_0|cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[28]~41_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(28));

-- Location: LCCOMB_X55_Y32_N6
\u0|nios2_gen2_0|cpu|E_src2[28]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[28]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[28]~6_combout\);

-- Location: FF_X55_Y32_N7
\u0|nios2_gen2_0|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[28]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(28));

-- Location: LCCOMB_X55_Y33_N6
\u0|nios2_gen2_0|cpu|Add1~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~59_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(28) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(28),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~59_combout\);

-- Location: LCCOMB_X55_Y32_N0
\u0|nios2_gen2_0|cpu|E_src2[27]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[27]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[27]~7_combout\);

-- Location: FF_X55_Y32_N1
\u0|nios2_gen2_0|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[27]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(27));

-- Location: LCCOMB_X56_Y33_N30
\u0|nios2_gen2_0|cpu|Add1~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~60_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(27),
	combout => \u0|nios2_gen2_0|cpu|Add1~60_combout\);

-- Location: LCCOMB_X54_Y33_N16
\u0|nios2_gen2_0|cpu|R_src1[27]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[27]~42_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	combout => \u0|nios2_gen2_0|cpu|R_src1[27]~42_combout\);

-- Location: FF_X54_Y33_N17
\u0|nios2_gen2_0|cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[27]~42_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(27));

-- Location: LCCOMB_X54_Y33_N14
\u0|nios2_gen2_0|cpu|R_src1[26]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[26]~37_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	combout => \u0|nios2_gen2_0|cpu|R_src1[26]~37_combout\);

-- Location: FF_X54_Y33_N15
\u0|nios2_gen2_0|cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[26]~37_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(26));

-- Location: LCCOMB_X55_Y32_N26
\u0|nios2_gen2_0|cpu|E_src2[25]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[25]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[25]~8_combout\);

-- Location: FF_X55_Y32_N27
\u0|nios2_gen2_0|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[25]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(25));

-- Location: LCCOMB_X55_Y33_N18
\u0|nios2_gen2_0|cpu|Add1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~62_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(25) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(25),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~62_combout\);

-- Location: LCCOMB_X55_Y32_N12
\u0|nios2_gen2_0|cpu|E_src2[24]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[24]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[24]~9_combout\);

-- Location: FF_X55_Y32_N13
\u0|nios2_gen2_0|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[24]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(24));

-- Location: LCCOMB_X55_Y33_N12
\u0|nios2_gen2_0|cpu|Add1~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~63_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(24) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(24),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~63_combout\);

-- Location: LCCOMB_X54_Y33_N6
\u0|nios2_gen2_0|cpu|R_src1[23]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[23]~45_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[23]~45_combout\);

-- Location: FF_X54_Y33_N7
\u0|nios2_gen2_0|cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[23]~45_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(23));

-- Location: LCCOMB_X55_Y34_N30
\u0|nios2_gen2_0|cpu|Add1~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~64_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(23) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(23),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~64_combout\);

-- Location: LCCOMB_X55_Y34_N16
\u0|nios2_gen2_0|cpu|Add1~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~65_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(22) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_src2\(22),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~65_combout\);

-- Location: LCCOMB_X54_Y33_N4
\u0|nios2_gen2_0|cpu|R_src1[22]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[22]~36_combout\ = (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[22]~36_combout\);

-- Location: FF_X54_Y33_N5
\u0|nios2_gen2_0|cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[22]~36_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(22));

-- Location: LCCOMB_X55_Y34_N10
\u0|nios2_gen2_0|cpu|Add1~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~66_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(21) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(21),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~66_combout\);

-- Location: LCCOMB_X54_Y33_N24
\u0|nios2_gen2_0|cpu|R_src1[21]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[21]~46_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[21]~46_combout\);

-- Location: FF_X54_Y33_N25
\u0|nios2_gen2_0|cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[21]~46_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(21));

-- Location: LCCOMB_X54_Y33_N18
\u0|nios2_gen2_0|cpu|R_src1[20]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[20]~47_combout\ = (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[20]~47_combout\);

-- Location: FF_X54_Y33_N19
\u0|nios2_gen2_0|cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[20]~47_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(20));

-- Location: LCCOMB_X55_Y34_N4
\u0|nios2_gen2_0|cpu|Add1~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~67_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(20) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(20),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~67_combout\);

-- Location: LCCOMB_X55_Y32_N28
\u0|nios2_gen2_0|cpu|E_src2[19]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[19]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[19]~13_combout\);

-- Location: FF_X55_Y32_N29
\u0|nios2_gen2_0|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[19]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(19));

-- Location: LCCOMB_X55_Y33_N22
\u0|nios2_gen2_0|cpu|Add1~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~68_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(19),
	combout => \u0|nios2_gen2_0|cpu|Add1~68_combout\);

-- Location: LCCOMB_X55_Y32_N22
\u0|nios2_gen2_0|cpu|E_src2[18]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[18]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[18]~14_combout\);

-- Location: FF_X55_Y32_N23
\u0|nios2_gen2_0|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[18]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(18));

-- Location: LCCOMB_X55_Y34_N22
\u0|nios2_gen2_0|cpu|Add1~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~69_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(18) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(18),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~69_combout\);

-- Location: LCCOMB_X56_Y31_N26
\u0|nios2_gen2_0|cpu|E_src1[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[17]~0_combout\);

-- Location: LCCOMB_X59_Y33_N16
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ & !\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\);

-- Location: LCCOMB_X56_Y32_N8
\u0|nios2_gen2_0|cpu|E_src2[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[17]~0_combout\);

-- Location: FF_X56_Y32_N9
\u0|nios2_gen2_0|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[17]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(17));

-- Location: LCCOMB_X56_Y32_N16
\u0|nios2_gen2_0|cpu|Add1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~20_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(17),
	combout => \u0|nios2_gen2_0|cpu|Add1~20_combout\);

-- Location: LCCOMB_X56_Y32_N10
\u0|nios2_gen2_0|cpu|E_src2[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|E_src2[16]~1_combout\);

-- Location: FF_X56_Y32_N11
\u0|nios2_gen2_0|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(16));

-- Location: LCCOMB_X56_Y32_N2
\u0|nios2_gen2_0|cpu|Add1~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~21_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(16),
	combout => \u0|nios2_gen2_0|cpu|Add1~21_combout\);

-- Location: LCCOMB_X56_Y32_N12
\u0|nios2_gen2_0|cpu|R_src2_lo[15]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[15]~8_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[15]~8_combout\);

-- Location: FF_X56_Y32_N13
\u0|nios2_gen2_0|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[15]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(15));

-- Location: LCCOMB_X56_Y32_N14
\u0|nios2_gen2_0|cpu|Add1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~22_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \u0|nios2_gen2_0|cpu|E_src2\(15),
	combout => \u0|nios2_gen2_0|cpu|Add1~22_combout\);

-- Location: LCCOMB_X56_Y34_N14
\u0|nios2_gen2_0|cpu|Add1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~50_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(15) $ (\u0|nios2_gen2_0|cpu|Add1~22_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~49\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~51\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(15) & ((\u0|nios2_gen2_0|cpu|Add1~22_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~49\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(15) & (\u0|nios2_gen2_0|cpu|Add1~22_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(15),
	datab => \u0|nios2_gen2_0|cpu|Add1~22_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~49\,
	combout => \u0|nios2_gen2_0|cpu|Add1~50_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~51\);

-- Location: LCCOMB_X56_Y34_N16
\u0|nios2_gen2_0|cpu|Add1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~52_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(16) & ((\u0|nios2_gen2_0|cpu|Add1~21_combout\ & (\u0|nios2_gen2_0|cpu|Add1~51\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~21_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~51\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(16) & ((\u0|nios2_gen2_0|cpu|Add1~21_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~51\)) # (!\u0|nios2_gen2_0|cpu|Add1~21_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~51\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~53\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(16) & (!\u0|nios2_gen2_0|cpu|Add1~21_combout\ & !\u0|nios2_gen2_0|cpu|Add1~51\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(16) & ((!\u0|nios2_gen2_0|cpu|Add1~51\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(16),
	datab => \u0|nios2_gen2_0|cpu|Add1~21_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~51\,
	combout => \u0|nios2_gen2_0|cpu|Add1~52_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~53\);

-- Location: LCCOMB_X56_Y34_N18
\u0|nios2_gen2_0|cpu|Add1~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~54_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(17) $ (\u0|nios2_gen2_0|cpu|Add1~20_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~53\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~55\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(17) & ((\u0|nios2_gen2_0|cpu|Add1~20_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~53\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(17) & (\u0|nios2_gen2_0|cpu|Add1~20_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(17),
	datab => \u0|nios2_gen2_0|cpu|Add1~20_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~53\,
	combout => \u0|nios2_gen2_0|cpu|Add1~54_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~55\);

-- Location: LCCOMB_X59_Y33_N0
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout\ = (\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\) # ((!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & (\u0|nios2_gen2_0|cpu|Add1~54_combout\ & \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~54_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout\);

-- Location: FF_X59_Y33_N1
\u0|nios2_gen2_0|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(15));

-- Location: LCCOMB_X58_Y31_N26
\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(13) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(13) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\) # (!\u0|nios2_gen2_0|cpu|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(13),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~25\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\);

-- Location: LCCOMB_X57_Y31_N6
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~8_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~50_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~50_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~8_combout\);

-- Location: FF_X57_Y31_N7
\u0|nios2_gen2_0|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(13));

-- Location: LCCOMB_X58_Y31_N28
\u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(14) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ & VCC)) # (!\u0|nios2_gen2_0|cpu|F_pc\(14) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ $ (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc\(14) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(14),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~27\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\);

-- Location: LCCOMB_X58_Y31_N30
\u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ = \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ $ (\u0|nios2_gen2_0|cpu|F_pc\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_pc\(15),
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~29\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\);

-- Location: FF_X56_Y31_N27
\u0|nios2_gen2_0|cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[17]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(17));

-- Location: LCCOMB_X56_Y34_N20
\u0|nios2_gen2_0|cpu|Add1~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~70_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(18) & ((\u0|nios2_gen2_0|cpu|Add1~69_combout\ & (\u0|nios2_gen2_0|cpu|Add1~55\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~69_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~55\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(18) & ((\u0|nios2_gen2_0|cpu|Add1~69_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~55\)) # (!\u0|nios2_gen2_0|cpu|Add1~69_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~55\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~71\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(18) & (!\u0|nios2_gen2_0|cpu|Add1~69_combout\ & !\u0|nios2_gen2_0|cpu|Add1~55\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(18) & ((!\u0|nios2_gen2_0|cpu|Add1~55\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(18),
	datab => \u0|nios2_gen2_0|cpu|Add1~69_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~55\,
	combout => \u0|nios2_gen2_0|cpu|Add1~70_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~71\);

-- Location: LCCOMB_X56_Y34_N22
\u0|nios2_gen2_0|cpu|Add1~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~72_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~68_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(19) $ (!\u0|nios2_gen2_0|cpu|Add1~71\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~73\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~68_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(19)) # (!\u0|nios2_gen2_0|cpu|Add1~71\))) # (!\u0|nios2_gen2_0|cpu|Add1~68_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(19) & 
-- !\u0|nios2_gen2_0|cpu|Add1~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~68_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(19),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~71\,
	combout => \u0|nios2_gen2_0|cpu|Add1~72_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~73\);

-- Location: LCCOMB_X56_Y34_N24
\u0|nios2_gen2_0|cpu|Add1~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~74_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(20) & ((\u0|nios2_gen2_0|cpu|Add1~67_combout\ & (\u0|nios2_gen2_0|cpu|Add1~73\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~67_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~73\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(20) & ((\u0|nios2_gen2_0|cpu|Add1~67_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~73\)) # (!\u0|nios2_gen2_0|cpu|Add1~67_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~73\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~75\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(20) & (!\u0|nios2_gen2_0|cpu|Add1~67_combout\ & !\u0|nios2_gen2_0|cpu|Add1~73\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(20) & ((!\u0|nios2_gen2_0|cpu|Add1~73\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(20),
	datab => \u0|nios2_gen2_0|cpu|Add1~67_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~73\,
	combout => \u0|nios2_gen2_0|cpu|Add1~74_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~75\);

-- Location: LCCOMB_X56_Y34_N26
\u0|nios2_gen2_0|cpu|Add1~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~76_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~66_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(21) $ (!\u0|nios2_gen2_0|cpu|Add1~75\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~77\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~66_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(21)) # (!\u0|nios2_gen2_0|cpu|Add1~75\))) # (!\u0|nios2_gen2_0|cpu|Add1~66_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(21) & 
-- !\u0|nios2_gen2_0|cpu|Add1~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~66_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(21),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~75\,
	combout => \u0|nios2_gen2_0|cpu|Add1~76_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~77\);

-- Location: LCCOMB_X56_Y34_N28
\u0|nios2_gen2_0|cpu|Add1~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~78_combout\ = (\u0|nios2_gen2_0|cpu|Add1~65_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(22) & (\u0|nios2_gen2_0|cpu|Add1~77\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(22) & (!\u0|nios2_gen2_0|cpu|Add1~77\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~65_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(22) & (!\u0|nios2_gen2_0|cpu|Add1~77\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(22) & ((\u0|nios2_gen2_0|cpu|Add1~77\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~79\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~65_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(22) & !\u0|nios2_gen2_0|cpu|Add1~77\)) # (!\u0|nios2_gen2_0|cpu|Add1~65_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~77\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~65_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(22),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~77\,
	combout => \u0|nios2_gen2_0|cpu|Add1~78_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~79\);

-- Location: LCCOMB_X56_Y34_N30
\u0|nios2_gen2_0|cpu|Add1~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~80_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(23) $ (\u0|nios2_gen2_0|cpu|Add1~64_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~79\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~81\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(23) & ((\u0|nios2_gen2_0|cpu|Add1~64_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~79\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(23) & (\u0|nios2_gen2_0|cpu|Add1~64_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(23),
	datab => \u0|nios2_gen2_0|cpu|Add1~64_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~79\,
	combout => \u0|nios2_gen2_0|cpu|Add1~80_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~81\);

-- Location: LCCOMB_X56_Y33_N0
\u0|nios2_gen2_0|cpu|Add1~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~82_combout\ = (\u0|nios2_gen2_0|cpu|Add1~63_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(24) & (\u0|nios2_gen2_0|cpu|Add1~81\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(24) & (!\u0|nios2_gen2_0|cpu|Add1~81\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~63_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(24) & (!\u0|nios2_gen2_0|cpu|Add1~81\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(24) & ((\u0|nios2_gen2_0|cpu|Add1~81\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~83\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~63_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(24) & !\u0|nios2_gen2_0|cpu|Add1~81\)) # (!\u0|nios2_gen2_0|cpu|Add1~63_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~81\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~63_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(24),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~81\,
	combout => \u0|nios2_gen2_0|cpu|Add1~82_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~83\);

-- Location: LCCOMB_X56_Y33_N2
\u0|nios2_gen2_0|cpu|Add1~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~84_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(25) $ (\u0|nios2_gen2_0|cpu|Add1~62_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~83\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~85\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(25) & ((\u0|nios2_gen2_0|cpu|Add1~62_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~83\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(25) & (\u0|nios2_gen2_0|cpu|Add1~62_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(25),
	datab => \u0|nios2_gen2_0|cpu|Add1~62_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~83\,
	combout => \u0|nios2_gen2_0|cpu|Add1~84_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~85\);

-- Location: LCCOMB_X56_Y33_N4
\u0|nios2_gen2_0|cpu|Add1~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~86_combout\ = (\u0|nios2_gen2_0|cpu|Add1~61_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(26) & (\u0|nios2_gen2_0|cpu|Add1~85\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(26) & (!\u0|nios2_gen2_0|cpu|Add1~85\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~61_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(26) & (!\u0|nios2_gen2_0|cpu|Add1~85\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(26) & ((\u0|nios2_gen2_0|cpu|Add1~85\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~87\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~61_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(26) & !\u0|nios2_gen2_0|cpu|Add1~85\)) # (!\u0|nios2_gen2_0|cpu|Add1~61_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~85\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~61_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(26),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~85\,
	combout => \u0|nios2_gen2_0|cpu|Add1~86_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~87\);

-- Location: LCCOMB_X56_Y33_N6
\u0|nios2_gen2_0|cpu|Add1~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~88_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~60_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(27) $ (!\u0|nios2_gen2_0|cpu|Add1~87\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~89\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~60_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(27)) # (!\u0|nios2_gen2_0|cpu|Add1~87\))) # (!\u0|nios2_gen2_0|cpu|Add1~60_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(27) & 
-- !\u0|nios2_gen2_0|cpu|Add1~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~60_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(27),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~87\,
	combout => \u0|nios2_gen2_0|cpu|Add1~88_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~89\);

-- Location: LCCOMB_X56_Y33_N8
\u0|nios2_gen2_0|cpu|Add1~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~90_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(28) & ((\u0|nios2_gen2_0|cpu|Add1~59_combout\ & (\u0|nios2_gen2_0|cpu|Add1~89\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~59_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~89\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(28) & ((\u0|nios2_gen2_0|cpu|Add1~59_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~89\)) # (!\u0|nios2_gen2_0|cpu|Add1~59_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~89\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~91\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(28) & (!\u0|nios2_gen2_0|cpu|Add1~59_combout\ & !\u0|nios2_gen2_0|cpu|Add1~89\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(28) & ((!\u0|nios2_gen2_0|cpu|Add1~89\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(28),
	datab => \u0|nios2_gen2_0|cpu|Add1~59_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~89\,
	combout => \u0|nios2_gen2_0|cpu|Add1~90_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~91\);

-- Location: LCCOMB_X56_Y33_N10
\u0|nios2_gen2_0|cpu|Add1~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~92_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(29) $ (\u0|nios2_gen2_0|cpu|Add1~58_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~91\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~93\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(29) & ((\u0|nios2_gen2_0|cpu|Add1~58_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~91\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(29) & (\u0|nios2_gen2_0|cpu|Add1~58_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(29),
	datab => \u0|nios2_gen2_0|cpu|Add1~58_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~91\,
	combout => \u0|nios2_gen2_0|cpu|Add1~92_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~93\);

-- Location: LCCOMB_X56_Y33_N12
\u0|nios2_gen2_0|cpu|Add1~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~94_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(30) & ((\u0|nios2_gen2_0|cpu|Add1~57_combout\ & (\u0|nios2_gen2_0|cpu|Add1~93\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~57_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~93\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(30) & ((\u0|nios2_gen2_0|cpu|Add1~57_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~93\)) # (!\u0|nios2_gen2_0|cpu|Add1~57_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~93\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~95\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(30) & (!\u0|nios2_gen2_0|cpu|Add1~57_combout\ & !\u0|nios2_gen2_0|cpu|Add1~93\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(30) & ((!\u0|nios2_gen2_0|cpu|Add1~93\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(30),
	datab => \u0|nios2_gen2_0|cpu|Add1~57_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~93\,
	combout => \u0|nios2_gen2_0|cpu|Add1~94_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~95\);

-- Location: LCCOMB_X56_Y33_N14
\u0|nios2_gen2_0|cpu|Add1~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~96_combout\ = ((\u0|nios2_gen2_0|cpu|E_arith_src1\(31) $ (\u0|nios2_gen2_0|cpu|Add1~56_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~95\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~97\ = CARRY((\u0|nios2_gen2_0|cpu|E_arith_src1\(31) & ((\u0|nios2_gen2_0|cpu|Add1~56_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~95\))) # (!\u0|nios2_gen2_0|cpu|E_arith_src1\(31) & (\u0|nios2_gen2_0|cpu|Add1~56_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_arith_src1\(31),
	datab => \u0|nios2_gen2_0|cpu|Add1~56_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~95\,
	combout => \u0|nios2_gen2_0|cpu|Add1~96_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~97\);

-- Location: LCCOMB_X56_Y33_N16
\u0|nios2_gen2_0|cpu|Add1~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~98_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|Add1~97\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	cin => \u0|nios2_gen2_0|cpu|Add1~97\,
	combout => \u0|nios2_gen2_0|cpu|Add1~98_combout\);

-- Location: FF_X55_Y37_N9
\u0|nios2_gen2_0|cpu|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_compare_op\(1));

-- Location: LCCOMB_X52_Y33_N30
\u0|nios2_gen2_0|cpu|Equal127~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~3_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[5]~1_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[3]~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[5]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[4]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~3_combout\);

-- Location: LCCOMB_X57_Y33_N14
\u0|nios2_gen2_0|cpu|E_logic_result[13]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[13]~12_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(13) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(13)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(13) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(13)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(13),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(13),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[13]~12_combout\);

-- Location: LCCOMB_X57_Y33_N24
\u0|nios2_gen2_0|cpu|E_logic_result[12]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(12) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(12)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(12) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(12)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(12),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(12),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\);

-- Location: LCCOMB_X56_Y30_N2
\u0|nios2_gen2_0|cpu|Equal127~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~1_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[13]~12_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[11]~7_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[10]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[13]~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[11]~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[10]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~1_combout\);

-- Location: LCCOMB_X56_Y35_N2
\u0|nios2_gen2_0|cpu|E_logic_result[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[7]~10_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(7) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(7)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(7) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(7) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src1\(7) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(7),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(7),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[7]~10_combout\);

-- Location: LCCOMB_X55_Y35_N20
\u0|nios2_gen2_0|cpu|Equal127~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~2_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[6]~11_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[7]~10_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[9]~9_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[8]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[6]~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[7]~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[9]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[8]~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~2_combout\);

-- Location: LCCOMB_X56_Y32_N20
\u0|nios2_gen2_0|cpu|E_logic_result[17]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[17]~2_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(17) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(17)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(17) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(17)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(17),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(17),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[17]~2_combout\);

-- Location: LCCOMB_X56_Y32_N18
\u0|nios2_gen2_0|cpu|E_logic_result[14]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[14]~5_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(14) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(14)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(14) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(14)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(14),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(14),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[14]~5_combout\);

-- Location: LCCOMB_X56_Y32_N6
\u0|nios2_gen2_0|cpu|E_logic_result[16]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[16]~3_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(16) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(16)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(16) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(16)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(16),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(16),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[16]~3_combout\);

-- Location: LCCOMB_X56_Y30_N0
\u0|nios2_gen2_0|cpu|Equal127~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~0_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[17]~2_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[15]~4_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[14]~5_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[16]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[17]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[15]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[14]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[16]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~0_combout\);

-- Location: LCCOMB_X56_Y30_N12
\u0|nios2_gen2_0|cpu|Equal127~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~4_combout\ = (\u0|nios2_gen2_0|cpu|Equal127~3_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~1_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~2_combout\ & \u0|nios2_gen2_0|cpu|Equal127~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal127~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal127~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal127~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal127~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~4_combout\);

-- Location: LCCOMB_X56_Y33_N18
\u0|nios2_gen2_0|cpu|E_logic_result[31]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[31]~19_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(31) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(31)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(31) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(31)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(31),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(31),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[31]~19_combout\);

-- Location: LCCOMB_X54_Y34_N24
\u0|nios2_gen2_0|cpu|E_logic_result[1]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(1) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(1)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(1) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src1\(1)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(1),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_src1\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\);

-- Location: LCCOMB_X55_Y34_N8
\u0|nios2_gen2_0|cpu|E_logic_result[26]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[26]~18_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(26) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(26)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(26) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(26) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src1\(26) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(26),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(26),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[26]~18_combout\);

-- Location: LCCOMB_X54_Y34_N10
\u0|nios2_gen2_0|cpu|Equal127~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~5_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[31]~19_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[26]~18_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[22]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[31]~19_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[26]~18_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[22]~17_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~5_combout\);

-- Location: LCCOMB_X55_Y34_N26
\u0|nios2_gen2_0|cpu|Equal127~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~7_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[23]~26_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[25]~24_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[24]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[23]~26_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[25]~24_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[24]~25_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~7_combout\);

-- Location: LCCOMB_X55_Y33_N10
\u0|nios2_gen2_0|cpu|E_logic_result[30]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[30]~20_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(30) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(30)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(30) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(30)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(30),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(30),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[30]~20_combout\);

-- Location: LCCOMB_X56_Y33_N20
\u0|nios2_gen2_0|cpu|E_logic_result[29]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[29]~21_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(29) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(29) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(29) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(29))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(29) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(29),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(29),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[29]~21_combout\);

-- Location: LCCOMB_X55_Y33_N4
\u0|nios2_gen2_0|cpu|E_logic_result[28]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[28]~22_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(28) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(28) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(28) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(28) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src1\(28) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(28),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(28),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[28]~22_combout\);

-- Location: LCCOMB_X56_Y33_N22
\u0|nios2_gen2_0|cpu|E_logic_result[27]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[27]~23_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(27) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(27) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(27) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src2\(27))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(27) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(27),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(27),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[27]~23_combout\);

-- Location: LCCOMB_X58_Y33_N0
\u0|nios2_gen2_0|cpu|Equal127~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~6_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[30]~20_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[29]~21_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[28]~22_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[27]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[30]~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[29]~21_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[28]~22_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[27]~23_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~6_combout\);

-- Location: LCCOMB_X54_Y33_N8
\u0|nios2_gen2_0|cpu|R_src1[0]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[0]~35_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	combout => \u0|nios2_gen2_0|cpu|R_src1[0]~35_combout\);

-- Location: FF_X54_Y33_N9
\u0|nios2_gen2_0|cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[0]~35_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(0));

-- Location: LCCOMB_X55_Y33_N26
\u0|nios2_gen2_0|cpu|E_logic_result[0]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[0]~31_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(0) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(0) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(0) & 
-- ((\u0|nios2_gen2_0|cpu|E_src2\(0) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src2\(0) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[0]~31_combout\);

-- Location: LCCOMB_X55_Y34_N28
\u0|nios2_gen2_0|cpu|E_logic_result[18]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(18) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(18)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(18) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(18)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(18),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(18),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\);

-- Location: LCCOMB_X54_Y34_N28
\u0|nios2_gen2_0|cpu|Equal127~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~8_combout\ = (!\u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[0]~31_combout\ & (!\u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\ & 
-- !\u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[0]~31_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~8_combout\);

-- Location: LCCOMB_X54_Y34_N6
\u0|nios2_gen2_0|cpu|Equal127~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal127~9_combout\ = (\u0|nios2_gen2_0|cpu|Equal127~5_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~7_combout\ & (\u0|nios2_gen2_0|cpu|Equal127~6_combout\ & \u0|nios2_gen2_0|cpu|Equal127~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal127~5_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal127~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal127~6_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal127~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal127~9_combout\);

-- Location: LCCOMB_X54_Y37_N14
\u0|nios2_gen2_0|cpu|E_cmp_result~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\ = (\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (\u0|nios2_gen2_0|cpu|R_compare_op\(0) & ((!\u0|nios2_gen2_0|cpu|Equal127~9_combout\) # (!\u0|nios2_gen2_0|cpu|Equal127~4_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|R_compare_op\(1) & (\u0|nios2_gen2_0|cpu|Equal127~4_combout\ & (!\u0|nios2_gen2_0|cpu|R_compare_op\(0) & \u0|nios2_gen2_0|cpu|Equal127~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal127~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_compare_op\(1),
	datac => \u0|nios2_gen2_0|cpu|R_compare_op\(0),
	datad => \u0|nios2_gen2_0|cpu|Equal127~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\);

-- Location: LCCOMB_X55_Y37_N28
\u0|nios2_gen2_0|cpu|E_cmp_result~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_cmp_result~1_combout\ = (\u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\) # ((\u0|nios2_gen2_0|cpu|R_compare_op\(0) & (!\u0|nios2_gen2_0|cpu|Add1~98_combout\ & !\u0|nios2_gen2_0|cpu|R_compare_op\(1))) # 
-- (!\u0|nios2_gen2_0|cpu|R_compare_op\(0) & (\u0|nios2_gen2_0|cpu|Add1~98_combout\ & \u0|nios2_gen2_0|cpu|R_compare_op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_compare_op\(0),
	datab => \u0|nios2_gen2_0|cpu|Add1~98_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_compare_op\(1),
	datad => \u0|nios2_gen2_0|cpu|E_cmp_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_cmp_result~1_combout\);

-- Location: FF_X55_Y37_N29
\u0|nios2_gen2_0|cpu|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_cmp_result~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_cmp_result~q\);

-- Location: LCCOMB_X57_Y37_N6
\u0|nios2_gen2_0|cpu|Equal0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~19_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (!\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal0~19_combout\);

-- Location: FF_X57_Y37_N7
\u0|nios2_gen2_0|cpu|R_ctrl_br_uncond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|Equal0~19_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\);

-- Location: LCCOMB_X59_Y33_N24
\u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~11_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(14)) # (!\u0|nios2_gen2_0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X59_Y33_N2
\u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X59_Y33_N3
\u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\);

-- Location: LCCOMB_X59_Y37_N18
\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\) # ((\u0|nios2_gen2_0|cpu|W_cmp_result~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_br~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_cmp_result~q\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_br~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X59_Y33_N12
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~12_combout\ = (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & (((\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\)))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~42_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~42_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~12_combout\);

-- Location: LCCOMB_X59_Y33_N22
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~13_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # (\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~13_combout\);

-- Location: FF_X59_Y33_N23
\u0|nios2_gen2_0|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(9));

-- Location: LCCOMB_X58_Y33_N22
\u0|mm_interconnect_0|cmd_mux_003|src_data[47]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(47) = (\u0|nios2_gen2_0|cpu|W_alu_result\(11) & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(9))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(11) & (((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(11),
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(47));

-- Location: LCCOMB_X50_Y32_N24
\u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # ((\u0|nios2_gen2_0|cpu|Add1~9_combout\ & \u0|nios2_gen2_0|cpu|Add1~7_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~9_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\);

-- Location: FF_X50_Y32_N25
\u0|nios2_gen2_0|cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_byteenable\(3));

-- Location: LCCOMB_X46_Y28_N8
\u0|mm_interconnect_0|cmd_mux_003|src_data[35]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(35) = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(3) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_byteenable\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(35));

-- Location: LCCOMB_X54_Y28_N18
\u0|mm_interconnect_0|cmd_mux_003|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(31),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\);

-- Location: M9K_X53_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000077FFF95730F4C84D6F7FFE7EFFDA6F80000001FF3FC79554B145546AFFE76CA5F1BFDFDFE0FFE5FF010820A9DFE42082FFC0420893FFC11261192FFF3077FFF9D8C57FF60B0AEFFF80FF87FF013FFC35040AA934D535212A83526A44B512FFF4870FF8000007F9969FFF79DA2C6C769636A224C637F",
	mem_init0 => X"8001000000219F0042008785100000000000200000000A002000018280040B1800010000A1000000200044080000000008C0040003029010402420606C4480600005144010494804C2381A060005FC02B0504A081171046401A2138400C0078039C9E7814E94DC854A0F6AFEB275269CDDCFC07C77773F60F57377F726A666FF8CC4000000207BF000381DF1FFFEA0000000000242888159DFF5700042201000000C00002800000080000002000000033EC3900000079200000FFC0D443FF80B00000512C0000144B0000053232322FFFFE1111000C603018EFFA343BFC84210847FFC00FF810419FFC00082F0015F07BBFF1AD610821DE7FFFFDF381FFDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y24_N16
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~9_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~9_combout\);

-- Location: LCCOMB_X49_Y28_N30
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~9_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31))))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X55_Y29_N24
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\);

-- Location: FF_X55_Y29_N25
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7));

-- Location: LCCOMB_X58_Y33_N28
\u0|nios2_gen2_0|cpu|W_alu_result[31]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[31]~20_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[31]~19_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[31]~19_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~96_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[31]~20_combout\);

-- Location: LCCOMB_X58_Y36_N24
\u0|nios2_gen2_0|cpu|Equal62~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~6_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|Equal62~6_combout\);

-- Location: LCCOMB_X57_Y36_N8
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~9_combout\ = (\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~6_combout\) # ((\u0|nios2_gen2_0|cpu|Equal62~5_combout\) # (\u0|nios2_gen2_0|cpu|Equal62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~6_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~9_combout\);

-- Location: LCCOMB_X58_Y36_N12
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11)) # (!\u0|nios2_gen2_0|cpu|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\);

-- Location: LCCOMB_X58_Y36_N30
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~11_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(16) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~11_combout\);

-- Location: LCCOMB_X58_Y35_N0
\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~10_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~9_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~10_combout\);

-- Location: FF_X58_Y35_N1
\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\);

-- Location: FF_X58_Y33_N29
\u0|nios2_gen2_0|cpu|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[31]~20_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(31));

-- Location: LCCOMB_X55_Y29_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~25_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_alu_result\(31) & 
-- !\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(31),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~25_combout\);

-- Location: LCCOMB_X54_Y33_N26
\u0|nios2_gen2_0|cpu|R_src1[30]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[30]~39_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	combout => \u0|nios2_gen2_0|cpu|R_src1[30]~39_combout\);

-- Location: FF_X54_Y33_N27
\u0|nios2_gen2_0|cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[30]~39_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(30));

-- Location: LCCOMB_X58_Y33_N6
\u0|nios2_gen2_0|cpu|W_alu_result[30]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[30]~21_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[30]~20_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~94_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[30]~20_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[30]~21_combout\);

-- Location: FF_X58_Y33_N7
\u0|nios2_gen2_0|cpu|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[30]~21_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(30));

-- Location: LCCOMB_X55_Y29_N30
\u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~26_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_alu_result\(30) & 
-- !\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(30),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~26_combout\);

-- Location: LCCOMB_X54_Y33_N12
\u0|nios2_gen2_0|cpu|R_src1[29]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[29]~40_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	combout => \u0|nios2_gen2_0|cpu|R_src1[29]~40_combout\);

-- Location: FF_X54_Y33_N13
\u0|nios2_gen2_0|cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[29]~40_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(29));

-- Location: LCCOMB_X55_Y35_N18
\u0|nios2_gen2_0|cpu|W_alu_result[29]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[29]~22_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[29]~21_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~92_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[29]~21_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[29]~22_combout\);

-- Location: FF_X55_Y35_N19
\u0|nios2_gen2_0|cpu|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[29]~22_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(29));

-- Location: LCCOMB_X55_Y29_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~27_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_alu_result\(29) & 
-- !\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(29),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~27_combout\);

-- Location: LCCOMB_X50_Y32_N10
\u0|nios2_gen2_0|cpu|d_writedata[31]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[31]~7_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[31]~7_combout\);

-- Location: FF_X50_Y32_N11
\u0|nios2_gen2_0|cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[31]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(31));

-- Location: LCCOMB_X54_Y28_N14
\u0|mm_interconnect_0|cmd_mux_002|src_payload~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(31),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout\);

-- Location: FF_X54_Y28_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X43_Y28_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X46_Y28_N24
\u0|mm_interconnect_0|cmd_mux_002|src_data[35]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(35) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(3) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_byteenable\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(35));

-- Location: FF_X46_Y28_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X43_Y28_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|byteenable\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: M9K_X33_Y28_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab3:u0|lab3_nios2_gen2_0:nios2_gen2_0|lab3_nios2_gen2_0_cpu:cpu|lab3_nios2_gen2_0_cpu_nios2_oci:the_lab3_nios2_gen2_0_cpu_nios2_oci|lab3_nios2_gen2_0_cpu_nios2_ocimem:the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram_module:lab3_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y29_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~35_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~35_combout\);

-- Location: FF_X49_Y29_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(28));

-- Location: FF_X49_Y29_N1
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X49_Y29_N0
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X55_Y29_N20
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\);

-- Location: FF_X55_Y29_N21
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4));

-- Location: LCCOMB_X58_Y33_N16
\u0|nios2_gen2_0|cpu|W_alu_result[28]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[28]~23_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[28]~22_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[28]~22_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~90_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[28]~23_combout\);

-- Location: FF_X58_Y33_N17
\u0|nios2_gen2_0|cpu|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[28]~23_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(28));

-- Location: LCCOMB_X55_Y29_N14
\u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~28_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_alu_result\(28) & 
-- !\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(28),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~28_combout\);

-- Location: LCCOMB_X50_Y32_N6
\u0|nios2_gen2_0|cpu|d_writedata[27]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[27]~3_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[27]~3_combout\);

-- Location: FF_X50_Y32_N7
\u0|nios2_gen2_0|cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[27]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(27));

-- Location: LCCOMB_X38_Y29_N0
\u0|mm_interconnect_0|cmd_mux_002|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(27) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(27),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

-- Location: FF_X38_Y29_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X38_Y29_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(27),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\);

-- Location: LCCOMB_X40_Y32_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X40_Y32_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X41_Y30_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\);

-- Location: LCCOMB_X41_Y30_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(29)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(29),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\);

-- Location: FF_X41_Y30_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(28));

-- Location: FF_X41_Y30_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28));

-- Location: LCCOMB_X42_Y28_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X42_Y28_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X50_Y32_N18
\u0|nios2_gen2_0|cpu|d_writedata[25]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[25]~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[25]~1_combout\);

-- Location: FF_X50_Y32_N19
\u0|nios2_gen2_0|cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[25]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(25));

-- Location: LCCOMB_X38_Y29_N2
\u0|mm_interconnect_0|cmd_mux_002|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(25),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\);

-- Location: FF_X38_Y29_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X38_Y29_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(25),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout\);

-- Location: LCCOMB_X41_Y28_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X41_Y28_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X41_Y32_N14
\u0|mm_interconnect_0|cmd_mux_002|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(24) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(24),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\);

-- Location: FF_X41_Y32_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X41_Y32_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(24),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\);

-- Location: LCCOMB_X41_Y28_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~34_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~34_combout\);

-- Location: FF_X41_Y28_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(27));

-- Location: FF_X52_Y28_N31
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X52_Y28_N30
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~5_combout\ & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~5_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~5_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27),
	datad => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X55_Y29_N16
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\);

-- Location: FF_X55_Y29_N17
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3));

-- Location: LCCOMB_X58_Y33_N2
\u0|nios2_gen2_0|cpu|W_alu_result[27]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[27]~24_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[27]~23_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[27]~23_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~88_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[27]~24_combout\);

-- Location: FF_X58_Y33_N3
\u0|nios2_gen2_0|cpu|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[27]~24_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(27));

-- Location: LCCOMB_X58_Y33_N26
\u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(27),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~29_combout\);

-- Location: LCCOMB_X55_Y32_N18
\u0|nios2_gen2_0|cpu|E_src2[26]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[26]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[26]~3_combout\);

-- Location: FF_X55_Y32_N19
\u0|nios2_gen2_0|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[26]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(26));

-- Location: LCCOMB_X55_Y33_N16
\u0|nios2_gen2_0|cpu|Add1~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~61_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(26),
	combout => \u0|nios2_gen2_0|cpu|Add1~61_combout\);

-- Location: LCCOMB_X54_Y34_N22
\u0|nios2_gen2_0|cpu|W_alu_result[26]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[26]~19_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[26]~18_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~86_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[26]~18_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[26]~19_combout\);

-- Location: FF_X54_Y34_N23
\u0|nios2_gen2_0|cpu|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[26]~19_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(26));

-- Location: LCCOMB_X47_Y28_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\);

-- Location: FF_X47_Y28_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(26));

-- Location: FF_X54_Y29_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X54_Y29_N10
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\ & ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26))))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26),
	datad => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\);

-- Location: LCCOMB_X55_Y29_N22
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\);

-- Location: FF_X55_Y29_N23
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2));

-- Location: LCCOMB_X55_Y30_N30
\u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(26) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(26),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~24_combout\);

-- Location: LCCOMB_X54_Y33_N10
\u0|nios2_gen2_0|cpu|R_src1[25]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[25]~43_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[25]~43_combout\);

-- Location: FF_X54_Y33_N11
\u0|nios2_gen2_0|cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[25]~43_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(25));

-- Location: LCCOMB_X55_Y34_N2
\u0|nios2_gen2_0|cpu|E_logic_result[25]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[25]~24_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(25) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(25)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(25) & 
-- ((\u0|nios2_gen2_0|cpu|E_src2\(25) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src2\(25) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(25),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(25),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[25]~24_combout\);

-- Location: LCCOMB_X55_Y35_N4
\u0|nios2_gen2_0|cpu|W_alu_result[25]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[25]~25_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[25]~24_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[25]~24_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~84_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[25]~25_combout\);

-- Location: FF_X55_Y35_N5
\u0|nios2_gen2_0|cpu|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[25]~25_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(25));

-- Location: LCCOMB_X49_Y28_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\);

-- Location: FF_X49_Y28_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(25));

-- Location: FF_X54_Y29_N7
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X54_Y29_N6
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\);

-- Location: LCCOMB_X55_Y29_N26
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\);

-- Location: FF_X55_Y29_N27
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1));

-- Location: LCCOMB_X55_Y29_N2
\u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~30_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(25) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(25),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~30_combout\);

-- Location: LCCOMB_X54_Y33_N28
\u0|nios2_gen2_0|cpu|R_src1[24]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[24]~44_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[24]~44_combout\);

-- Location: FF_X54_Y33_N29
\u0|nios2_gen2_0|cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[24]~44_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(24));

-- Location: LCCOMB_X55_Y34_N20
\u0|nios2_gen2_0|cpu|E_logic_result[24]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[24]~25_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(24) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(24) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(24) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src2\(24))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(24) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(24),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(24),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[24]~25_combout\);

-- Location: LCCOMB_X56_Y30_N4
\u0|nios2_gen2_0|cpu|W_alu_result[24]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[24]~26_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[24]~25_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[24]~25_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~82_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[24]~26_combout\);

-- Location: FF_X56_Y30_N5
\u0|nios2_gen2_0|cpu|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[24]~26_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(24));

-- Location: LCCOMB_X41_Y28_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\);

-- Location: FF_X41_Y28_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(24));

-- Location: FF_X54_Y29_N3
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X54_Y29_N2
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\);

-- Location: LCCOMB_X55_Y29_N4
\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\);

-- Location: FF_X55_Y29_N5
\u0|nios2_gen2_0|cpu|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0));

-- Location: LCCOMB_X55_Y30_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~31_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(24) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(24),
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~31_combout\);

-- Location: LCCOMB_X55_Y32_N14
\u0|nios2_gen2_0|cpu|E_src2[23]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[23]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(21))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[23]~10_combout\);

-- Location: FF_X55_Y32_N15
\u0|nios2_gen2_0|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[23]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(23));

-- Location: LCCOMB_X55_Y34_N6
\u0|nios2_gen2_0|cpu|E_logic_result[23]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[23]~26_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(23) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(23)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(23) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(23) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src1\(23) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(23),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(23),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[23]~26_combout\);

-- Location: LCCOMB_X55_Y35_N30
\u0|nios2_gen2_0|cpu|W_alu_result[23]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[23]~27_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[23]~26_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[23]~26_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~80_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[23]~27_combout\);

-- Location: FF_X55_Y35_N31
\u0|nios2_gen2_0|cpu|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[23]~27_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(23));

-- Location: LCCOMB_X41_Y28_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\);

-- Location: FF_X41_Y28_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(23));

-- Location: FF_X52_Y28_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X52_Y28_N10
\u0|mm_interconnect_0|rsp_mux|src_payload~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[23]~5_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[23]~5_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\);

-- Location: LCCOMB_X55_Y30_N4
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~2_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~2_combout\);

-- Location: FF_X55_Y30_N5
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7));

-- Location: LCCOMB_X55_Y30_N24
\u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~32_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(23) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(23),
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~32_combout\);

-- Location: LCCOMB_X49_Y32_N8
\u0|nios2_gen2_0|cpu|E_st_data[19]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[19]~13_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[19]~13_combout\);

-- Location: FF_X49_Y32_N9
\u0|nios2_gen2_0|cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[19]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(19));

-- Location: LCCOMB_X47_Y31_N2
\u0|mm_interconnect_0|cmd_mux_002|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(19) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(19),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\);

-- Location: FF_X47_Y31_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X40_Y31_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(19),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\);

-- Location: LCCOMB_X42_Y28_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X42_Y28_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\);

-- Location: FF_X40_Y32_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(18),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18));

-- Location: LCCOMB_X40_Y32_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X40_Y32_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X40_Y33_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\);

-- Location: LCCOMB_X40_Y33_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(20) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(20) & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\);

-- Location: FF_X40_Y33_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(19));

-- Location: LCCOMB_X42_Y33_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(19),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X42_Y33_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19));

-- Location: LCCOMB_X40_Y32_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X40_Y32_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X40_Y33_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\);

-- Location: LCCOMB_X40_Y33_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(21) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(21) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\);

-- Location: FF_X40_Y33_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(20));

-- Location: LCCOMB_X39_Y32_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder_combout\);

-- Location: FF_X39_Y32_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20));

-- Location: LCCOMB_X40_Y32_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X40_Y32_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X40_Y33_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\);

-- Location: LCCOMB_X40_Y33_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(22)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(22),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\);

-- Location: FF_X40_Y33_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(21));

-- Location: LCCOMB_X39_Y30_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X39_Y30_N31
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21));

-- Location: FF_X42_Y28_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X43_Y30_N8
\u0|mm_interconnect_0|cmd_mux_002|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(18),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

-- Location: FF_X43_Y30_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X43_Y30_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(18),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\);

-- Location: LCCOMB_X42_Y30_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCCOMB_X43_Y30_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\)) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\);

-- Location: FF_X43_Y30_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X56_Y32_N28
\u0|nios2_gen2_0|cpu|E_st_data[16]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[16]~5_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))) # (!\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[16]~5_combout\);

-- Location: FF_X56_Y32_N29
\u0|nios2_gen2_0|cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[16]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(16));

-- Location: LCCOMB_X43_Y30_N18
\u0|mm_interconnect_0|cmd_mux_002|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(16) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(16),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\);

-- Location: FF_X43_Y30_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(16));

-- Location: LCCOMB_X43_Y30_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(16),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~11_combout\);

-- Location: LCCOMB_X41_Y28_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X41_Y28_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X42_Y29_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~13_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~13_combout\);

-- Location: LCCOMB_X40_Y30_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X40_Y30_N31
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X39_Y29_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\);

-- Location: LCCOMB_X39_Y29_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(7)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X39_Y30_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\);

-- Location: FF_X39_Y30_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(7));

-- Location: LCCOMB_X41_Y31_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X41_Y31_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X39_Y31_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\);

-- Location: LCCOMB_X39_Y31_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(7))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\);

-- Location: FF_X39_Y31_N31
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(6));

-- Location: FF_X41_Y30_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0));

-- Location: LCCOMB_X40_Y30_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X40_Y30_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X40_Y31_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\);

-- Location: FF_X40_Y31_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X39_Y31_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\);

-- Location: LCCOMB_X39_Y31_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(2))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\);

-- Location: FF_X39_Y31_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(1));

-- Location: LCCOMB_X39_Y30_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X39_Y30_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1));

-- Location: LCCOMB_X40_Y30_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X40_Y30_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X39_Y31_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\);

-- Location: LCCOMB_X39_Y31_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(3))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\);

-- Location: FF_X39_Y31_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(2));

-- Location: FF_X39_Y31_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2));

-- Location: LCCOMB_X40_Y31_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X40_Y31_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X40_Y31_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\);

-- Location: LCCOMB_X39_Y31_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(4))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\);

-- Location: FF_X39_Y31_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(3));

-- Location: LCCOMB_X39_Y31_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X39_Y31_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3));

-- Location: LCCOMB_X40_Y31_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X40_Y31_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X39_Y31_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\);

-- Location: LCCOMB_X39_Y31_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(5))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\);

-- Location: FF_X39_Y31_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(4));

-- Location: LCCOMB_X39_Y31_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X39_Y31_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4));

-- Location: LCCOMB_X40_Y32_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X40_Y32_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X39_Y31_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\);

-- Location: LCCOMB_X39_Y31_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(6))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(6),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\);

-- Location: FF_X39_Y31_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(5));

-- Location: FF_X39_Y31_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5));

-- Location: LCCOMB_X41_Y28_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X41_Y28_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X47_Y31_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\);

-- Location: FF_X47_Y31_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(2));

-- Location: LCCOMB_X43_Y28_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X39_Y28_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\);

-- Location: FF_X39_Y28_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4),
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X36_Y30_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X47_Y28_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\);

-- Location: FF_X47_Y28_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(21));

-- Location: FF_X52_Y31_N13
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X52_Y31_N22
\u0|mm_interconnect_0|rsp_mux_001|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X47_Y32_N30
\u0|mm_interconnect_0|cmd_mux_003|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(21) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(21),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\);

-- Location: M9K_X33_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000723D7480078001A9020212F17D010008888000000391284F9554B945546AE2276CA5F3A4545430886D91018820A9D2262082E440620893C84112611D2E213077F109D9C5623E8B4AEF908090844351388475C48AA97CD535252E83526A44B512E1148701080000048B969F2379DA2CEC769676A224CE3F2",
	mem_init0 => X"4048004078440010080030C06040025500EABB280654990121D63052602463400095C58620F5003C0EF8215BE21001871A0002007703B9001117DA393019364D0AE8609011605470812046240004004411828000088406F9F3B6E181BA400404403E003F9F03DEE380385AE7BA55A00100101002800044E80804000F20088807CEEE96AFB1A88002CB6A200400068D01600000001C06A7846022A7973180000002220A00840500521050029040280140000C1800000792000088840D4431080F00002713C00009C4F0000273232322F5C421111000C623118E11A35F88400210847884009081041821C0008219014157BE213ED650821DE08000013008000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y32_N30
\u0|mm_interconnect_0|cmd_mux_003|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(16),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\);

-- Location: M9K_X53_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y28_N10
\u0|mm_interconnect_0|rsp_mux|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\);

-- Location: LCCOMB_X52_Y31_N18
\u0|nios2_gen2_0|cpu|F_iw[21]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[21]~47_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[21]~47_combout\);

-- Location: FF_X52_Y31_N19
\u0|nios2_gen2_0|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[21]~47_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(21));

-- Location: LCCOMB_X55_Y32_N8
\u0|nios2_gen2_0|cpu|E_src2[22]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[22]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[22]~2_combout\);

-- Location: FF_X55_Y32_N9
\u0|nios2_gen2_0|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[22]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(22));

-- Location: LCCOMB_X55_Y34_N14
\u0|nios2_gen2_0|cpu|E_logic_result[22]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[22]~17_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(22) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(22) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(22) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(22))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(22) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(22),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(22),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[22]~17_combout\);

-- Location: LCCOMB_X54_Y34_N20
\u0|nios2_gen2_0|cpu|W_alu_result[22]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[22]~18_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[22]~17_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[22]~17_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~78_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[22]~18_combout\);

-- Location: FF_X54_Y34_N21
\u0|nios2_gen2_0|cpu|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[22]~18_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(22));

-- Location: LCCOMB_X44_Y31_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\);

-- Location: FF_X44_Y31_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(22));

-- Location: FF_X51_Y32_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X51_Y33_N0
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X51_Y33_N2
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X51_Y33_N4
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X51_Y33_N6
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X51_Y33_N8
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X51_Y33_N10
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X51_Y33_N12
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X51_Y35_N15
\u0|jtag_uart_0|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|fifo_rd~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|read_0~q\);

-- Location: FF_X51_Y33_N13
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X51_Y32_N8
\u0|mm_interconnect_0|rsp_mux|src_payload~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\);

-- Location: LCCOMB_X55_Y28_N0
\u0|mm_interconnect_0|rsp_mux|src_payload~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[22]~2_combout\ & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[22]~2_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\);

-- Location: LCCOMB_X55_Y30_N8
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~3_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~3_combout\);

-- Location: FF_X55_Y30_N9
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6));

-- Location: LCCOMB_X55_Y30_N26
\u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(22) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(22),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~23_combout\);

-- Location: LCCOMB_X55_Y32_N24
\u0|nios2_gen2_0|cpu|E_src2[21]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[21]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[21]~11_combout\);

-- Location: FF_X55_Y32_N25
\u0|nios2_gen2_0|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[21]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(21));

-- Location: LCCOMB_X55_Y34_N0
\u0|nios2_gen2_0|cpu|E_logic_result[21]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(21) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(21) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(21) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(21))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(21) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|E_src2\(21),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(21),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\);

-- Location: LCCOMB_X55_Y34_N24
\u0|nios2_gen2_0|cpu|W_alu_result[21]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[21]~28_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[21]~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~76_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[21]~28_combout\);

-- Location: FF_X55_Y34_N25
\u0|nios2_gen2_0|cpu|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[21]~28_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(21));

-- Location: FF_X51_Y33_N11
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X52_Y31_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\);

-- Location: LCCOMB_X51_Y28_N2
\u0|mm_interconnect_0|rsp_mux|src_payload~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout\);

-- Location: LCCOMB_X55_Y29_N0
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~4_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_payload~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~36_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~4_combout\);

-- Location: FF_X55_Y29_N1
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5));

-- Location: LCCOMB_X55_Y29_N28
\u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~33_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(21),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~33_combout\);

-- Location: LCCOMB_X55_Y32_N10
\u0|nios2_gen2_0|cpu|E_src2[20]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[20]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(21),
	datad => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[20]~12_combout\);

-- Location: FF_X55_Y32_N11
\u0|nios2_gen2_0|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src2[20]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|D_iw\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(20));

-- Location: LCCOMB_X55_Y33_N14
\u0|nios2_gen2_0|cpu|E_logic_result[20]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(20) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(20) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(20) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(20) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src1\(20) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(20),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(20),
	datac => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\);

-- Location: LCCOMB_X54_Y34_N8
\u0|nios2_gen2_0|cpu|W_alu_result[20]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[20]~29_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[20]~28_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~74_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[20]~29_combout\);

-- Location: FF_X54_Y34_N9
\u0|nios2_gen2_0|cpu|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[20]~29_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(20));

-- Location: FF_X51_Y33_N9
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X49_Y29_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~37_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~37_combout\);

-- Location: LCCOMB_X56_Y29_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~38_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~37_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~37_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~38_combout\);

-- Location: LCCOMB_X56_Y29_N30
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~5_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~38_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~5_combout\);

-- Location: FF_X56_Y29_N31
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4));

-- Location: LCCOMB_X56_Y29_N20
\u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~34_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(20),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~34_combout\);

-- Location: LCCOMB_X54_Y33_N20
\u0|nios2_gen2_0|cpu|R_src1[19]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[19]~48_combout\ = (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[19]~48_combout\);

-- Location: FF_X54_Y33_N21
\u0|nios2_gen2_0|cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[19]~48_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(19));

-- Location: LCCOMB_X55_Y33_N8
\u0|nios2_gen2_0|cpu|E_logic_result[19]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(19) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(19)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(19) & 
-- ((\u0|nios2_gen2_0|cpu|E_src2\(19) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src2\(19) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(19),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(19),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\);

-- Location: LCCOMB_X54_Y34_N26
\u0|nios2_gen2_0|cpu|W_alu_result[19]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[19]~30_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[19]~29_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~72_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[19]~30_combout\);

-- Location: FF_X54_Y34_N27
\u0|nios2_gen2_0|cpu|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[19]~30_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(19));

-- Location: FF_X51_Y33_N7
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X49_Y29_N10
\u0|mm_interconnect_0|rsp_mux|src_payload~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~39_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~39_combout\);

-- Location: LCCOMB_X49_Y29_N30
\u0|mm_interconnect_0|rsp_mux|src_payload~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~40_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~39_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~39_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~40_combout\);

-- Location: LCCOMB_X56_Y29_N6
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~6_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~40_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~6_combout\);

-- Location: FF_X56_Y29_N7
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3));

-- Location: LCCOMB_X55_Y30_N20
\u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~35_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(19) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(19),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3),
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~35_combout\);

-- Location: LCCOMB_X54_Y33_N30
\u0|nios2_gen2_0|cpu|R_src1[18]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[18]~49_combout\ = (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[18]~49_combout\);

-- Location: FF_X54_Y33_N31
\u0|nios2_gen2_0|cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[18]~49_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(18));

-- Location: LCCOMB_X54_Y34_N4
\u0|nios2_gen2_0|cpu|W_alu_result[18]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[18]~31_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~70_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[18]~30_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[18]~31_combout\);

-- Location: FF_X54_Y34_N5
\u0|nios2_gen2_0|cpu|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[18]~31_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(18));

-- Location: FF_X51_Y33_N5
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X52_Y31_N8
\u0|mm_interconnect_0|rsp_mux|src_payload~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~41_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~41_combout\);

-- Location: LCCOMB_X52_Y31_N30
\u0|mm_interconnect_0|rsp_mux|src_payload~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~42_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~41_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[18]~50_combout\ & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_iw[18]~50_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~41_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~42_combout\);

-- Location: LCCOMB_X55_Y30_N22
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~7_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~42_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~7_combout\);

-- Location: FF_X55_Y30_N23
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2));

-- Location: LCCOMB_X54_Y34_N16
\u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~36_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(18),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~36_combout\);

-- Location: LCCOMB_X47_Y32_N28
\u0|nios2_gen2_0|cpu|E_st_data[17]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[17]~15_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))) # (!\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[17]~15_combout\);

-- Location: FF_X47_Y32_N29
\u0|nios2_gen2_0|cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[17]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(17));

-- Location: LCCOMB_X49_Y32_N10
\u0|mm_interconnect_0|cmd_mux_003|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(17) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(17),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\);

-- Location: M9K_X33_Y36_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000188000000000000000000000000000000000000FFFFFF038D0D7480078001A902A212F04500000D188000005391084B9175B944506842276CA5F3A44444338848110188A2ADD226228AE44062289BC8451A655DAE217053F109F9C5E23E8B4AEF90A4108C4359788475C68AA97ED537A5AE9352EA54B552E11E90A10BD502408B969F2379C12CEC705676A62CCE3F2",
	mem_init0 => X"606810487B54C0F11B0410C04140325500B3BB280655AB056175305AC0AC53C00085C4C5209D40B60B7B215B921A21049E0002016F43B5C0115BDA2B301F37EF1AB9E0FA11A0565BA030463C080403C05B83C000E0805699F29C80C5E2402C854026002E930312E10049086760CEA0018490B600812242C4081210174004A20FE76E90A6397880065E16200400098101000000407B048D2040222797B1C1406182A32F008707805319780A94703C050A00841D8029AF92000C2085A00031080454822201152088804548222010101000C421111000C623118E11A34788442318C678844910A5961A21E212C21F0041171E213ED650861DE08000013008020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y32_N6
\u0|nios2_gen2_0|cpu|F_iw[17]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[17]~53_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|nios2_gen2_0|cpu|F_iw[17]~53_combout\);

-- Location: FF_X51_Y33_N3
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X46_Y32_N20
\u0|mm_interconnect_0|rsp_mux|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\);

-- Location: LCCOMB_X46_Y32_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[17]~53_combout\ & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[17]~53_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\);

-- Location: LCCOMB_X56_Y29_N0
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\);

-- Location: FF_X56_Y29_N1
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1));

-- Location: LCCOMB_X56_Y30_N24
\u0|nios2_gen2_0|cpu|W_alu_result[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[17]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[17]~2_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~54_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[17]~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[17]~0_combout\);

-- Location: FF_X56_Y30_N25
\u0|nios2_gen2_0|cpu|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[17]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(17));

-- Location: LCCOMB_X56_Y30_N14
\u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(17),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~11_combout\);

-- Location: LCCOMB_X56_Y31_N20
\u0|nios2_gen2_0|cpu|E_src1[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(20),
	combout => \u0|nios2_gen2_0|cpu|E_src1[16]~1_combout\);

-- Location: FF_X56_Y31_N21
\u0|nios2_gen2_0|cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(16));

-- Location: LCCOMB_X56_Y30_N10
\u0|nios2_gen2_0|cpu|W_alu_result[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[16]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[16]~3_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~52_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[16]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[16]~1_combout\);

-- Location: FF_X56_Y30_N11
\u0|nios2_gen2_0|cpu|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[16]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(16));

-- Location: LCCOMB_X42_Y31_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\);

-- Location: FF_X42_Y31_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(16));

-- Location: FF_X52_Y31_N3
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16));

-- Location: FF_X51_Y33_N1
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X52_Y31_N2
\u0|mm_interconnect_0|rsp_mux|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\);

-- Location: M9K_X73_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C82000000000007000000000000000000000000FFFF00F218987C80079401A0000212F17D01000A98D3FFFCC391E87B9174B5445068423F6CA5FBE4747432884091818CA2ADF226328AE460632AFBC8651A655DEE21B853F10FDDE5E23E8B4BEF90C490E44351788775C58AA97DD535A5AE83526A4CB532E114B8510C5400448F969F23FFE12EFDF8577EAA34EF3F2",
	mem_init0 => X"70E8B0487FEC4010E99F90DAC806867E10FFC7B085EB508000FBE78430003E02057E3BC7E07F842E0CFBC1EFFE1011E7F0102B087843E8F499D7DAFF3C9FB7ED2AC068FC192417602104723E0206004221A3C00816000659F259A043DA680041021408569B012373C0400006EEFFA143EEF0F2070BBBC7C442BFB83E215FFF1E7FFE96AFFC1A8432CF06A23400108FA363FFFCC068238D0650202F97318104442E228F01945780D754781AB5457C15BF41CC39000CBF9200080086A000310C147EC3EA051FB0FA8147EC3EA090909000C431111000D6AB55AF11A3C7C8642318C678864990C51C3E21C00387190041CF1E21FEF7B28A1DF88000213028020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y31_N22
\u0|mm_interconnect_0|rsp_mux|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\);

-- Location: LCCOMB_X55_Y31_N30
\u0|mm_interconnect_0|rsp_mux|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\);

-- Location: LCCOMB_X55_Y30_N14
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\);

-- Location: FF_X55_Y30_N15
\u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte3_data\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0));

-- Location: LCCOMB_X56_Y30_N16
\u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(16) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(16),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~12_combout\);

-- Location: LCCOMB_X57_Y33_N6
\u0|nios2_gen2_0|cpu|E_src1[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[10]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	combout => \u0|nios2_gen2_0|cpu|E_src1[10]~7_combout\);

-- Location: FF_X57_Y33_N7
\u0|nios2_gen2_0|cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[10]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(10));

-- Location: LCCOMB_X57_Y31_N28
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~14_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~40_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~40_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~14_combout\);

-- Location: FF_X57_Y31_N29
\u0|nios2_gen2_0|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(8));

-- Location: LCCOMB_X46_Y28_N28
\u0|mm_interconnect_0|cmd_mux_003|src_data[46]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) = (\u0|nios2_gen2_0|cpu|F_pc\(8) & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(10) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(8) & (\u0|nios2_gen2_0|cpu|W_alu_result\(10) & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(8),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(10),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(46));

-- Location: LCCOMB_X46_Y28_N10
\u0|mm_interconnect_0|cmd_mux_003|src_data[33]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(33) = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\u0|nios2_gen2_0|cpu|d_byteenable\(1) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_byteenable\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(33));

-- Location: LCCOMB_X41_Y32_N26
\u0|mm_interconnect_0|cmd_mux_003|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(9) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\);

-- Location: LCCOMB_X50_Y32_N14
\u0|nios2_gen2_0|cpu|E_st_data[14]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[14]~7_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[14]~7_combout\);

-- Location: FF_X50_Y32_N15
\u0|nios2_gen2_0|cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[14]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(14));

-- Location: LCCOMB_X41_Y32_N0
\u0|mm_interconnect_0|cmd_mux_003|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\);

-- Location: LCCOMB_X47_Y30_N30
\u0|mm_interconnect_0|cmd_mux_003|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\);

-- Location: M9K_X53_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y30_N30
\u0|mm_interconnect_0|rsp_mux|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\);

-- Location: LCCOMB_X46_Y32_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\);

-- Location: FF_X46_Y32_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(15));

-- Location: FF_X54_Y30_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X51_Y32_N4
\u0|jtag_uart_0|rvalid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|rvalid~0_combout\ = (\u0|jtag_uart_0|fifo_rd~2_combout\ & (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)) # (!\u0|jtag_uart_0|fifo_rd~2_combout\ & ((\u0|jtag_uart_0|rvalid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|jtag_uart_0|rvalid~q\,
	datad => \u0|jtag_uart_0|fifo_rd~2_combout\,
	combout => \u0|jtag_uart_0|rvalid~0_combout\);

-- Location: FF_X51_Y32_N5
\u0|jtag_uart_0|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|rvalid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|rvalid~q\);

-- Location: FF_X51_Y32_N13
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|rvalid~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X46_Y36_N4
\u0|timer_0|counter_snapshot[15]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[15]~10_combout\ = !\u0|timer_0|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(15),
	combout => \u0|timer_0|counter_snapshot[15]~10_combout\);

-- Location: FF_X46_Y36_N5
\u0|timer_0|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[15]~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(15));

-- Location: LCCOMB_X46_Y36_N6
\u0|timer_0|read_mux_out~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~20_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|timer_0|counter_snapshot\(15) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|counter_snapshot\(15),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~20_combout\);

-- Location: LCCOMB_X47_Y34_N20
\u0|timer_0|period_l_register[15]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[15]~10_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	combout => \u0|timer_0|period_l_register[15]~10_combout\);

-- Location: FF_X47_Y34_N21
\u0|timer_0|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[15]~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(15));

-- Location: FF_X47_Y34_N23
\u0|timer_0|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(15));

-- Location: LCCOMB_X47_Y34_N22
\u0|timer_0|read_mux_out[15]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[15]~19_combout\ = (\u0|timer_0|period_l_register\(15) & (((\u0|timer_0|period_h_register\(15) & \u0|timer_0|Equal6~0_combout\)))) # (!\u0|timer_0|period_l_register\(15) & ((\u0|timer_0|Equal6~1_combout\) # 
-- ((\u0|timer_0|period_h_register\(15) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(15),
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(15),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[15]~19_combout\);

-- Location: FF_X46_Y36_N1
\u0|timer_0|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(31),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(31));

-- Location: LCCOMB_X46_Y36_N30
\u0|timer_0|read_mux_out[15]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[15]~21_combout\ = (\u0|timer_0|read_mux_out~20_combout\) # ((\u0|timer_0|read_mux_out[15]~19_combout\) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|counter_snapshot\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~20_combout\,
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|read_mux_out[15]~19_combout\,
	datad => \u0|timer_0|counter_snapshot\(31),
	combout => \u0|timer_0|read_mux_out[15]~21_combout\);

-- Location: FF_X46_Y36_N31
\u0|timer_0|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[15]~21_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(15));

-- Location: LCCOMB_X51_Y32_N10
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]~feeder_combout\ = \u0|timer_0|readdata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(15),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: FF_X51_Y32_N11
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X51_Y32_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(15),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\);

-- Location: LCCOMB_X54_Y30_N24
\u0|mm_interconnect_0|rsp_mux|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\);

-- Location: LCCOMB_X55_Y30_N2
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\);

-- Location: LCCOMB_X56_Y29_N24
\u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4)) # (((\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X55_Y30_N3
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7));

-- Location: LCCOMB_X56_Y30_N26
\u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(15),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~13_combout\);

-- Location: LCCOMB_X50_Y32_N16
\u0|nios2_gen2_0|cpu|E_st_data[15]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[15]~8_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[15]~8_combout\);

-- Location: FF_X50_Y32_N17
\u0|nios2_gen2_0|cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[15]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(15));

-- Location: LCCOMB_X47_Y30_N20
\u0|mm_interconnect_0|cmd_mux_002|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(15) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(15),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\);

-- Location: FF_X47_Y30_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X47_Y30_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(15),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~17_combout\);

-- Location: LCCOMB_X40_Y30_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X40_Y30_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X41_Y32_N6
\u0|mm_interconnect_0|cmd_mux_002|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(14) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\);

-- Location: FF_X41_Y32_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(14));

-- Location: LCCOMB_X41_Y32_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~16_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(14),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~16_combout\);

-- Location: LCCOMB_X46_Y32_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X46_Y32_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X42_Y29_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~83_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~83_combout\);

-- Location: FF_X42_Y29_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~83_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\);

-- Location: LCCOMB_X40_Y29_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ & ((\altera_internal_jtag~TDIUTAP\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X40_Y31_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13) & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X40_Y31_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X40_Y31_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\);

-- Location: LCCOMB_X38_Y30_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(15))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\);

-- Location: FF_X38_Y30_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(14));

-- Location: LCCOMB_X39_Y30_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(14),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X39_Y30_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14));

-- Location: LCCOMB_X40_Y30_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X40_Y30_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X39_Y29_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\);

-- Location: LCCOMB_X40_Y29_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(15))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\);

-- Location: FF_X40_Y29_N31
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(15));

-- Location: LCCOMB_X39_Y30_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X39_Y30_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15));

-- Location: LCCOMB_X40_Y32_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15) & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X40_Y32_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X40_Y33_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\);

-- Location: LCCOMB_X40_Y33_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(17) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(17) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(17),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\);

-- Location: FF_X40_Y33_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(16));

-- Location: LCCOMB_X40_Y29_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X40_Y29_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16));

-- Location: LCCOMB_X40_Y31_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X40_Y31_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X39_Y31_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(13),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10_combout\);

-- Location: LCCOMB_X40_Y30_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X40_Y30_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X41_Y32_N10
\u0|mm_interconnect_0|cmd_mux_002|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(11) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\);

-- Location: FF_X41_Y32_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(11));

-- Location: LCCOMB_X41_Y32_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~9_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(11),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~9_combout\);

-- Location: LCCOMB_X46_Y32_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X46_Y32_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X46_Y32_N10
\u0|mm_interconnect_0|cmd_mux_002|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\);

-- Location: FF_X46_Y32_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(10));

-- Location: LCCOMB_X46_Y32_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~8_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(10),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~8_combout\);

-- Location: LCCOMB_X39_Y28_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\);

-- Location: FF_X39_Y28_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X38_Y30_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\);

-- Location: LCCOMB_X38_Y30_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(14))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(14),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\);

-- Location: FF_X38_Y30_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(13));

-- Location: LCCOMB_X40_Y30_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X40_Y30_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X41_Y30_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\);

-- Location: LCCOMB_X38_Y30_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(13))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(13),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\);

-- Location: FF_X38_Y30_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[12]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(12));

-- Location: LCCOMB_X39_Y30_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X39_Y30_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12));

-- Location: FF_X39_Y28_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X38_Y28_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(9),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19_combout\);

-- Location: LCCOMB_X47_Y28_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\);

-- Location: FF_X47_Y28_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(13));

-- Location: FF_X52_Y30_N29
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X39_Y28_N0
\u0|mm_interconnect_0|cmd_mux_003|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\);

-- Location: LCCOMB_X38_Y29_N20
\u0|mm_interconnect_0|cmd_mux_003|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(13),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\);

-- Location: M9K_X53_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y30_N16
\u0|mm_interconnect_0|rsp_mux|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\);

-- Location: LCCOMB_X52_Y30_N28
\u0|mm_interconnect_0|rsp_mux|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\);

-- Location: LCCOMB_X55_Y30_N0
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\);

-- Location: FF_X55_Y30_N1
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5));

-- Location: LCCOMB_X55_Y30_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(13) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~15_combout\);

-- Location: LCCOMB_X57_Y33_N18
\u0|nios2_gen2_0|cpu|E_src1[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[12]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|E_src1[12]~5_combout\);

-- Location: FF_X57_Y33_N19
\u0|nios2_gen2_0|cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[12]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(12));

-- Location: LCCOMB_X58_Y33_N24
\u0|nios2_gen2_0|cpu|W_alu_result[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[12]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~44_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[12]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[12]~5_combout\);

-- Location: FF_X58_Y33_N25
\u0|nios2_gen2_0|cpu|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[12]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(12));

-- Location: LCCOMB_X58_Y33_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~16_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(12) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(12),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~16_combout\);

-- Location: LCCOMB_X47_Y32_N2
\u0|nios2_gen2_0|cpu|E_st_data[12]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[12]~6_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[12]~6_combout\);

-- Location: FF_X47_Y32_N3
\u0|nios2_gen2_0|cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[12]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(12));

-- Location: FF_X47_Y36_N11
\u0|timer_0|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(12));

-- Location: FF_X46_Y37_N25
\u0|timer_0|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[28]~88_combout\,
	asdata => \u0|timer_0|period_h_register\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(28));

-- Location: LCCOMB_X46_Y37_N26
\u0|timer_0|internal_counter[29]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[29]~90_combout\ = (\u0|timer_0|internal_counter\(29) & (\u0|timer_0|internal_counter[28]~89\ & VCC)) # (!\u0|timer_0|internal_counter\(29) & (!\u0|timer_0|internal_counter[28]~89\))
-- \u0|timer_0|internal_counter[29]~91\ = CARRY((!\u0|timer_0|internal_counter\(29) & !\u0|timer_0|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(29),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[28]~89\,
	combout => \u0|timer_0|internal_counter[29]~90_combout\,
	cout => \u0|timer_0|internal_counter[29]~91\);

-- Location: FF_X46_Y37_N27
\u0|timer_0|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[29]~90_combout\,
	asdata => \u0|timer_0|period_h_register\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(29));

-- Location: LCCOMB_X46_Y37_N28
\u0|timer_0|internal_counter[30]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[30]~92_combout\ = (\u0|timer_0|internal_counter\(30) & ((GND) # (!\u0|timer_0|internal_counter[29]~91\))) # (!\u0|timer_0|internal_counter\(30) & (\u0|timer_0|internal_counter[29]~91\ $ (GND)))
-- \u0|timer_0|internal_counter[30]~93\ = CARRY((\u0|timer_0|internal_counter\(30)) # (!\u0|timer_0|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(30),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[29]~91\,
	combout => \u0|timer_0|internal_counter[30]~92_combout\,
	cout => \u0|timer_0|internal_counter[30]~93\);

-- Location: FF_X47_Y36_N7
\u0|timer_0|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(14));

-- Location: FF_X46_Y37_N29
\u0|timer_0|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[30]~92_combout\,
	asdata => \u0|timer_0|period_h_register\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(30));

-- Location: LCCOMB_X46_Y37_N30
\u0|timer_0|internal_counter[31]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[31]~94_combout\ = \u0|timer_0|internal_counter\(31) $ (!\u0|timer_0|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(31),
	cin => \u0|timer_0|internal_counter[30]~93\,
	combout => \u0|timer_0|internal_counter[31]~94_combout\);

-- Location: FF_X46_Y37_N31
\u0|timer_0|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[31]~94_combout\,
	asdata => \u0|timer_0|period_h_register\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(31));

-- Location: LCCOMB_X46_Y36_N12
\u0|timer_0|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~9_combout\ = (!\u0|timer_0|internal_counter\(31) & (!\u0|timer_0|internal_counter\(28) & (!\u0|timer_0|internal_counter\(29) & !\u0|timer_0|internal_counter\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(31),
	datab => \u0|timer_0|internal_counter\(28),
	datac => \u0|timer_0|internal_counter\(29),
	datad => \u0|timer_0|internal_counter\(30),
	combout => \u0|timer_0|Equal0~9_combout\);

-- Location: LCCOMB_X46_Y35_N8
\u0|timer_0|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal0~10_combout\ = (\u0|timer_0|Equal0~4_combout\ & (\u0|timer_0|Equal0~7_combout\ & (\u0|timer_0|Equal0~8_combout\ & \u0|timer_0|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~4_combout\,
	datab => \u0|timer_0|Equal0~7_combout\,
	datac => \u0|timer_0|Equal0~8_combout\,
	datad => \u0|timer_0|Equal0~9_combout\,
	combout => \u0|timer_0|Equal0~10_combout\);

-- Location: LCCOMB_X47_Y35_N22
\u0|timer_0|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|always0~0_combout\ = (\u0|timer_0|Equal0~10_combout\) # (\u0|timer_0|force_reload~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~10_combout\,
	datad => \u0|timer_0|force_reload~q\,
	combout => \u0|timer_0|always0~0_combout\);

-- Location: FF_X46_Y38_N1
\u0|timer_0|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[0]~32_combout\,
	asdata => \u0|timer_0|period_l_register\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(0));

-- Location: LCCOMB_X46_Y38_N2
\u0|timer_0|internal_counter[1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[1]~34_combout\ = (\u0|timer_0|internal_counter\(1) & (\u0|timer_0|internal_counter[0]~33\ $ (GND))) # (!\u0|timer_0|internal_counter\(1) & (!\u0|timer_0|internal_counter[0]~33\ & VCC))
-- \u0|timer_0|internal_counter[1]~35\ = CARRY((\u0|timer_0|internal_counter\(1) & !\u0|timer_0|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(1),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[0]~33\,
	combout => \u0|timer_0|internal_counter[1]~34_combout\,
	cout => \u0|timer_0|internal_counter[1]~35\);

-- Location: LCCOMB_X47_Y34_N16
\u0|timer_0|period_l_register[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[1]~1_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	combout => \u0|timer_0|period_l_register[1]~1_combout\);

-- Location: FF_X47_Y34_N17
\u0|timer_0|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(1));

-- Location: FF_X46_Y38_N3
\u0|timer_0|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[1]~34_combout\,
	asdata => \u0|timer_0|period_l_register\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(1));

-- Location: LCCOMB_X46_Y38_N4
\u0|timer_0|internal_counter[2]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[2]~36_combout\ = (\u0|timer_0|internal_counter\(2) & (!\u0|timer_0|internal_counter[1]~35\)) # (!\u0|timer_0|internal_counter\(2) & ((\u0|timer_0|internal_counter[1]~35\) # (GND)))
-- \u0|timer_0|internal_counter[2]~37\ = CARRY((!\u0|timer_0|internal_counter[1]~35\) # (!\u0|timer_0|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(2),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[1]~35\,
	combout => \u0|timer_0|internal_counter[2]~36_combout\,
	cout => \u0|timer_0|internal_counter[2]~37\);

-- Location: LCCOMB_X47_Y36_N22
\u0|timer_0|period_l_register[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[2]~2_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	combout => \u0|timer_0|period_l_register[2]~2_combout\);

-- Location: FF_X47_Y36_N23
\u0|timer_0|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[2]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(2));

-- Location: FF_X46_Y38_N5
\u0|timer_0|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[2]~36_combout\,
	asdata => \u0|timer_0|period_l_register\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(2));

-- Location: LCCOMB_X46_Y38_N6
\u0|timer_0|internal_counter[3]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[3]~38_combout\ = (\u0|timer_0|internal_counter\(3) & (\u0|timer_0|internal_counter[2]~37\ $ (GND))) # (!\u0|timer_0|internal_counter\(3) & (!\u0|timer_0|internal_counter[2]~37\ & VCC))
-- \u0|timer_0|internal_counter[3]~39\ = CARRY((\u0|timer_0|internal_counter\(3) & !\u0|timer_0|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(3),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[2]~37\,
	combout => \u0|timer_0|internal_counter[3]~38_combout\,
	cout => \u0|timer_0|internal_counter[3]~39\);

-- Location: LCCOMB_X47_Y34_N30
\u0|timer_0|period_l_register[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[3]~3_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|timer_0|period_l_register[3]~3_combout\);

-- Location: FF_X47_Y34_N31
\u0|timer_0|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[3]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(3));

-- Location: FF_X46_Y38_N7
\u0|timer_0|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[3]~38_combout\,
	asdata => \u0|timer_0|period_l_register\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(3));

-- Location: LCCOMB_X46_Y38_N8
\u0|timer_0|internal_counter[4]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[4]~40_combout\ = (\u0|timer_0|internal_counter\(4) & (!\u0|timer_0|internal_counter[3]~39\)) # (!\u0|timer_0|internal_counter\(4) & ((\u0|timer_0|internal_counter[3]~39\) # (GND)))
-- \u0|timer_0|internal_counter[4]~41\ = CARRY((!\u0|timer_0|internal_counter[3]~39\) # (!\u0|timer_0|internal_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(4),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[3]~39\,
	combout => \u0|timer_0|internal_counter[4]~40_combout\,
	cout => \u0|timer_0|internal_counter[4]~41\);

-- Location: LCCOMB_X46_Y34_N0
\u0|timer_0|period_l_register[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[4]~4_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|timer_0|period_l_register[4]~4_combout\);

-- Location: FF_X46_Y34_N1
\u0|timer_0|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[4]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(4));

-- Location: FF_X46_Y38_N9
\u0|timer_0|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[4]~40_combout\,
	asdata => \u0|timer_0|period_l_register\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(4));

-- Location: LCCOMB_X46_Y38_N10
\u0|timer_0|internal_counter[5]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[5]~42_combout\ = (\u0|timer_0|internal_counter\(5) & (\u0|timer_0|internal_counter[4]~41\ $ (GND))) # (!\u0|timer_0|internal_counter\(5) & (!\u0|timer_0|internal_counter[4]~41\ & VCC))
-- \u0|timer_0|internal_counter[5]~43\ = CARRY((\u0|timer_0|internal_counter\(5) & !\u0|timer_0|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(5),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[4]~41\,
	combout => \u0|timer_0|internal_counter[5]~42_combout\,
	cout => \u0|timer_0|internal_counter[5]~43\);

-- Location: LCCOMB_X47_Y34_N4
\u0|timer_0|period_l_register[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[5]~5_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|timer_0|period_l_register[5]~5_combout\);

-- Location: FF_X47_Y34_N5
\u0|timer_0|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[5]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(5));

-- Location: FF_X46_Y38_N11
\u0|timer_0|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[5]~42_combout\,
	asdata => \u0|timer_0|period_l_register\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(5));

-- Location: LCCOMB_X46_Y38_N12
\u0|timer_0|internal_counter[6]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[6]~44_combout\ = (\u0|timer_0|internal_counter\(6) & (!\u0|timer_0|internal_counter[5]~43\)) # (!\u0|timer_0|internal_counter\(6) & ((\u0|timer_0|internal_counter[5]~43\) # (GND)))
-- \u0|timer_0|internal_counter[6]~45\ = CARRY((!\u0|timer_0|internal_counter[5]~43\) # (!\u0|timer_0|internal_counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(6),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[5]~43\,
	combout => \u0|timer_0|internal_counter[6]~44_combout\,
	cout => \u0|timer_0|internal_counter[6]~45\);

-- Location: LCCOMB_X47_Y34_N6
\u0|timer_0|period_l_register[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[6]~6_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	combout => \u0|timer_0|period_l_register[6]~6_combout\);

-- Location: FF_X47_Y34_N7
\u0|timer_0|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[6]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(6));

-- Location: FF_X46_Y38_N13
\u0|timer_0|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[6]~44_combout\,
	asdata => \u0|timer_0|period_l_register\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(6));

-- Location: LCCOMB_X46_Y38_N14
\u0|timer_0|internal_counter[7]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[7]~46_combout\ = (\u0|timer_0|internal_counter\(7) & (\u0|timer_0|internal_counter[6]~45\ & VCC)) # (!\u0|timer_0|internal_counter\(7) & (!\u0|timer_0|internal_counter[6]~45\))
-- \u0|timer_0|internal_counter[7]~47\ = CARRY((!\u0|timer_0|internal_counter\(7) & !\u0|timer_0|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(7),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[6]~45\,
	combout => \u0|timer_0|internal_counter[7]~46_combout\,
	cout => \u0|timer_0|internal_counter[7]~47\);

-- Location: FF_X47_Y36_N13
\u0|timer_0|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(7));

-- Location: FF_X46_Y38_N15
\u0|timer_0|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[7]~46_combout\,
	asdata => \u0|timer_0|period_l_register\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(7));

-- Location: LCCOMB_X46_Y38_N16
\u0|timer_0|internal_counter[8]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[8]~48_combout\ = (\u0|timer_0|internal_counter\(8) & ((GND) # (!\u0|timer_0|internal_counter[7]~47\))) # (!\u0|timer_0|internal_counter\(8) & (\u0|timer_0|internal_counter[7]~47\ $ (GND)))
-- \u0|timer_0|internal_counter[8]~49\ = CARRY((\u0|timer_0|internal_counter\(8)) # (!\u0|timer_0|internal_counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(8),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[7]~47\,
	combout => \u0|timer_0|internal_counter[8]~48_combout\,
	cout => \u0|timer_0|internal_counter[8]~49\);

-- Location: FF_X47_Y36_N27
\u0|timer_0|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(8));

-- Location: FF_X46_Y38_N17
\u0|timer_0|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[8]~48_combout\,
	asdata => \u0|timer_0|period_l_register\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(8));

-- Location: LCCOMB_X46_Y38_N18
\u0|timer_0|internal_counter[9]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[9]~50_combout\ = (\u0|timer_0|internal_counter\(9) & (\u0|timer_0|internal_counter[8]~49\ & VCC)) # (!\u0|timer_0|internal_counter\(9) & (!\u0|timer_0|internal_counter[8]~49\))
-- \u0|timer_0|internal_counter[9]~51\ = CARRY((!\u0|timer_0|internal_counter\(9) & !\u0|timer_0|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(9),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[8]~49\,
	combout => \u0|timer_0|internal_counter[9]~50_combout\,
	cout => \u0|timer_0|internal_counter[9]~51\);

-- Location: FF_X47_Y36_N15
\u0|timer_0|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(9));

-- Location: FF_X46_Y38_N19
\u0|timer_0|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[9]~50_combout\,
	asdata => \u0|timer_0|period_l_register\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(9));

-- Location: LCCOMB_X46_Y38_N20
\u0|timer_0|internal_counter[10]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[10]~52_combout\ = (\u0|timer_0|internal_counter\(10) & ((GND) # (!\u0|timer_0|internal_counter[9]~51\))) # (!\u0|timer_0|internal_counter\(10) & (\u0|timer_0|internal_counter[9]~51\ $ (GND)))
-- \u0|timer_0|internal_counter[10]~53\ = CARRY((\u0|timer_0|internal_counter\(10)) # (!\u0|timer_0|internal_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(10),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[9]~51\,
	combout => \u0|timer_0|internal_counter[10]~52_combout\,
	cout => \u0|timer_0|internal_counter[10]~53\);

-- Location: FF_X47_Y34_N25
\u0|timer_0|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(10));

-- Location: FF_X46_Y38_N21
\u0|timer_0|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[10]~52_combout\,
	asdata => \u0|timer_0|period_l_register\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(10));

-- Location: LCCOMB_X46_Y38_N22
\u0|timer_0|internal_counter[11]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[11]~54_combout\ = (\u0|timer_0|internal_counter\(11) & (\u0|timer_0|internal_counter[10]~53\ & VCC)) # (!\u0|timer_0|internal_counter\(11) & (!\u0|timer_0|internal_counter[10]~53\))
-- \u0|timer_0|internal_counter[11]~55\ = CARRY((!\u0|timer_0|internal_counter\(11) & !\u0|timer_0|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(11),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[10]~53\,
	combout => \u0|timer_0|internal_counter[11]~54_combout\,
	cout => \u0|timer_0|internal_counter[11]~55\);

-- Location: FF_X47_Y34_N19
\u0|timer_0|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(11));

-- Location: FF_X46_Y38_N23
\u0|timer_0|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[11]~54_combout\,
	asdata => \u0|timer_0|period_l_register\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(11));

-- Location: LCCOMB_X46_Y38_N24
\u0|timer_0|internal_counter[12]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[12]~56_combout\ = (\u0|timer_0|internal_counter\(12) & (!\u0|timer_0|internal_counter[11]~55\)) # (!\u0|timer_0|internal_counter\(12) & ((\u0|timer_0|internal_counter[11]~55\) # (GND)))
-- \u0|timer_0|internal_counter[12]~57\ = CARRY((!\u0|timer_0|internal_counter[11]~55\) # (!\u0|timer_0|internal_counter\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(12),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[11]~55\,
	combout => \u0|timer_0|internal_counter[12]~56_combout\,
	cout => \u0|timer_0|internal_counter[12]~57\);

-- Location: LCCOMB_X47_Y36_N8
\u0|timer_0|period_l_register[12]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[12]~7_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(12),
	combout => \u0|timer_0|period_l_register[12]~7_combout\);

-- Location: FF_X47_Y36_N9
\u0|timer_0|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[12]~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(12));

-- Location: FF_X46_Y38_N25
\u0|timer_0|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[12]~56_combout\,
	asdata => \u0|timer_0|period_l_register\(12),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(12));

-- Location: LCCOMB_X46_Y38_N26
\u0|timer_0|internal_counter[13]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[13]~58_combout\ = (\u0|timer_0|internal_counter\(13) & (\u0|timer_0|internal_counter[12]~57\ $ (GND))) # (!\u0|timer_0|internal_counter\(13) & (!\u0|timer_0|internal_counter[12]~57\ & VCC))
-- \u0|timer_0|internal_counter[13]~59\ = CARRY((\u0|timer_0|internal_counter\(13) & !\u0|timer_0|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(13),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[12]~57\,
	combout => \u0|timer_0|internal_counter[13]~58_combout\,
	cout => \u0|timer_0|internal_counter[13]~59\);

-- Location: FF_X46_Y38_N27
\u0|timer_0|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[13]~58_combout\,
	asdata => \u0|timer_0|period_l_register\(13),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(13));

-- Location: LCCOMB_X46_Y38_N28
\u0|timer_0|internal_counter[14]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[14]~60_combout\ = (\u0|timer_0|internal_counter\(14) & (!\u0|timer_0|internal_counter[13]~59\)) # (!\u0|timer_0|internal_counter\(14) & ((\u0|timer_0|internal_counter[13]~59\) # (GND)))
-- \u0|timer_0|internal_counter[14]~61\ = CARRY((!\u0|timer_0|internal_counter[13]~59\) # (!\u0|timer_0|internal_counter\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(14),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[13]~59\,
	combout => \u0|timer_0|internal_counter[14]~60_combout\,
	cout => \u0|timer_0|internal_counter[14]~61\);

-- Location: LCCOMB_X47_Y36_N28
\u0|timer_0|period_l_register[14]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_register[14]~9_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(14),
	combout => \u0|timer_0|period_l_register[14]~9_combout\);

-- Location: FF_X47_Y36_N29
\u0|timer_0|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_l_register[14]~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_l_register\(14));

-- Location: FF_X46_Y38_N29
\u0|timer_0|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[14]~60_combout\,
	asdata => \u0|timer_0|period_l_register\(14),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(14));

-- Location: LCCOMB_X46_Y38_N30
\u0|timer_0|internal_counter[15]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[15]~62_combout\ = (\u0|timer_0|internal_counter\(15) & (\u0|timer_0|internal_counter[14]~61\ $ (GND))) # (!\u0|timer_0|internal_counter\(15) & (!\u0|timer_0|internal_counter[14]~61\ & VCC))
-- \u0|timer_0|internal_counter[15]~63\ = CARRY((\u0|timer_0|internal_counter\(15) & !\u0|timer_0|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(15),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[14]~61\,
	combout => \u0|timer_0|internal_counter[15]~62_combout\,
	cout => \u0|timer_0|internal_counter[15]~63\);

-- Location: FF_X46_Y38_N31
\u0|timer_0|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[15]~62_combout\,
	asdata => \u0|timer_0|period_l_register\(15),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(15));

-- Location: LCCOMB_X46_Y37_N0
\u0|timer_0|internal_counter[16]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[16]~64_combout\ = (\u0|timer_0|internal_counter\(16) & ((GND) # (!\u0|timer_0|internal_counter[15]~63\))) # (!\u0|timer_0|internal_counter\(16) & (\u0|timer_0|internal_counter[15]~63\ $ (GND)))
-- \u0|timer_0|internal_counter[16]~65\ = CARRY((\u0|timer_0|internal_counter\(16)) # (!\u0|timer_0|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(16),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[15]~63\,
	combout => \u0|timer_0|internal_counter[16]~64_combout\,
	cout => \u0|timer_0|internal_counter[16]~65\);

-- Location: FF_X47_Y36_N1
\u0|timer_0|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(0));

-- Location: FF_X46_Y37_N1
\u0|timer_0|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[16]~64_combout\,
	asdata => \u0|timer_0|period_h_register\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(16));

-- Location: LCCOMB_X46_Y37_N2
\u0|timer_0|internal_counter[17]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[17]~66_combout\ = (\u0|timer_0|internal_counter\(17) & (\u0|timer_0|internal_counter[16]~65\ $ (GND))) # (!\u0|timer_0|internal_counter\(17) & (!\u0|timer_0|internal_counter[16]~65\ & VCC))
-- \u0|timer_0|internal_counter[17]~67\ = CARRY((\u0|timer_0|internal_counter\(17) & !\u0|timer_0|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(17),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[16]~65\,
	combout => \u0|timer_0|internal_counter[17]~66_combout\,
	cout => \u0|timer_0|internal_counter[17]~67\);

-- Location: LCCOMB_X47_Y34_N10
\u0|timer_0|period_h_register[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[1]~0_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	combout => \u0|timer_0|period_h_register[1]~0_combout\);

-- Location: FF_X47_Y34_N11
\u0|timer_0|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[1]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(1));

-- Location: FF_X46_Y37_N3
\u0|timer_0|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[17]~66_combout\,
	asdata => \u0|timer_0|period_h_register\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(17));

-- Location: LCCOMB_X46_Y37_N4
\u0|timer_0|internal_counter[18]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[18]~68_combout\ = (\u0|timer_0|internal_counter\(18) & ((GND) # (!\u0|timer_0|internal_counter[17]~67\))) # (!\u0|timer_0|internal_counter\(18) & (\u0|timer_0|internal_counter[17]~67\ $ (GND)))
-- \u0|timer_0|internal_counter[18]~69\ = CARRY((\u0|timer_0|internal_counter\(18)) # (!\u0|timer_0|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(18),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[17]~67\,
	combout => \u0|timer_0|internal_counter[18]~68_combout\,
	cout => \u0|timer_0|internal_counter[18]~69\);

-- Location: FF_X47_Y36_N21
\u0|timer_0|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(2));

-- Location: FF_X46_Y37_N5
\u0|timer_0|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[18]~68_combout\,
	asdata => \u0|timer_0|period_h_register\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(18));

-- Location: LCCOMB_X46_Y37_N6
\u0|timer_0|internal_counter[19]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[19]~70_combout\ = (\u0|timer_0|internal_counter\(19) & (\u0|timer_0|internal_counter[18]~69\ $ (GND))) # (!\u0|timer_0|internal_counter\(19) & (!\u0|timer_0|internal_counter[18]~69\ & VCC))
-- \u0|timer_0|internal_counter[19]~71\ = CARRY((\u0|timer_0|internal_counter\(19) & !\u0|timer_0|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(19),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[18]~69\,
	combout => \u0|timer_0|internal_counter[19]~70_combout\,
	cout => \u0|timer_0|internal_counter[19]~71\);

-- Location: LCCOMB_X47_Y34_N0
\u0|timer_0|period_h_register[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[3]~1_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|timer_0|period_h_register[3]~1_combout\);

-- Location: FF_X47_Y34_N1
\u0|timer_0|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[3]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(3));

-- Location: FF_X46_Y37_N7
\u0|timer_0|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[19]~70_combout\,
	asdata => \u0|timer_0|period_h_register\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(19));

-- Location: LCCOMB_X46_Y37_N8
\u0|timer_0|internal_counter[20]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[20]~72_combout\ = (\u0|timer_0|internal_counter\(20) & (!\u0|timer_0|internal_counter[19]~71\)) # (!\u0|timer_0|internal_counter\(20) & ((\u0|timer_0|internal_counter[19]~71\) # (GND)))
-- \u0|timer_0|internal_counter[20]~73\ = CARRY((!\u0|timer_0|internal_counter[19]~71\) # (!\u0|timer_0|internal_counter\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(20),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[19]~71\,
	combout => \u0|timer_0|internal_counter[20]~72_combout\,
	cout => \u0|timer_0|internal_counter[20]~73\);

-- Location: LCCOMB_X46_Y34_N10
\u0|timer_0|period_h_register[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[4]~2_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|timer_0|period_h_register[4]~2_combout\);

-- Location: FF_X46_Y34_N11
\u0|timer_0|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[4]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(4));

-- Location: FF_X46_Y37_N9
\u0|timer_0|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[20]~72_combout\,
	asdata => \u0|timer_0|period_h_register\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(20));

-- Location: LCCOMB_X46_Y37_N10
\u0|timer_0|internal_counter[21]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[21]~74_combout\ = (\u0|timer_0|internal_counter\(21) & (\u0|timer_0|internal_counter[20]~73\ $ (GND))) # (!\u0|timer_0|internal_counter\(21) & (!\u0|timer_0|internal_counter[20]~73\ & VCC))
-- \u0|timer_0|internal_counter[21]~75\ = CARRY((\u0|timer_0|internal_counter\(21) & !\u0|timer_0|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(21),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[20]~73\,
	combout => \u0|timer_0|internal_counter[21]~74_combout\,
	cout => \u0|timer_0|internal_counter[21]~75\);

-- Location: LCCOMB_X47_Y34_N14
\u0|timer_0|period_h_register[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[5]~3_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|timer_0|period_h_register[5]~3_combout\);

-- Location: FF_X47_Y34_N15
\u0|timer_0|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[5]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(5));

-- Location: FF_X46_Y37_N11
\u0|timer_0|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[21]~74_combout\,
	asdata => \u0|timer_0|period_h_register\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(21));

-- Location: LCCOMB_X46_Y37_N12
\u0|timer_0|internal_counter[22]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[22]~76_combout\ = (\u0|timer_0|internal_counter\(22) & (!\u0|timer_0|internal_counter[21]~75\)) # (!\u0|timer_0|internal_counter\(22) & ((\u0|timer_0|internal_counter[21]~75\) # (GND)))
-- \u0|timer_0|internal_counter[22]~77\ = CARRY((!\u0|timer_0|internal_counter[21]~75\) # (!\u0|timer_0|internal_counter\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|internal_counter\(22),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[21]~75\,
	combout => \u0|timer_0|internal_counter[22]~76_combout\,
	cout => \u0|timer_0|internal_counter[22]~77\);

-- Location: LCCOMB_X47_Y34_N8
\u0|timer_0|period_h_register[6]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[6]~4_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	combout => \u0|timer_0|period_h_register[6]~4_combout\);

-- Location: FF_X47_Y34_N9
\u0|timer_0|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[6]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(6));

-- Location: FF_X46_Y37_N13
\u0|timer_0|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[22]~76_combout\,
	asdata => \u0|timer_0|period_h_register\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(22));

-- Location: LCCOMB_X46_Y37_N14
\u0|timer_0|internal_counter[23]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[23]~78_combout\ = (\u0|timer_0|internal_counter\(23) & (\u0|timer_0|internal_counter[22]~77\ $ (GND))) # (!\u0|timer_0|internal_counter\(23) & (!\u0|timer_0|internal_counter[22]~77\ & VCC))
-- \u0|timer_0|internal_counter[23]~79\ = CARRY((\u0|timer_0|internal_counter\(23) & !\u0|timer_0|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(23),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[22]~77\,
	combout => \u0|timer_0|internal_counter[23]~78_combout\,
	cout => \u0|timer_0|internal_counter[23]~79\);

-- Location: LCCOMB_X47_Y36_N30
\u0|timer_0|period_h_register[7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[7]~5_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	combout => \u0|timer_0|period_h_register[7]~5_combout\);

-- Location: FF_X47_Y36_N31
\u0|timer_0|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[7]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(7));

-- Location: FF_X46_Y37_N15
\u0|timer_0|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[23]~78_combout\,
	asdata => \u0|timer_0|period_h_register\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(23));

-- Location: LCCOMB_X46_Y37_N16
\u0|timer_0|internal_counter[24]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|internal_counter[24]~80_combout\ = (\u0|timer_0|internal_counter\(24) & ((GND) # (!\u0|timer_0|internal_counter[23]~79\))) # (!\u0|timer_0|internal_counter\(24) & (\u0|timer_0|internal_counter[23]~79\ $ (GND)))
-- \u0|timer_0|internal_counter[24]~81\ = CARRY((\u0|timer_0|internal_counter\(24)) # (!\u0|timer_0|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|timer_0|internal_counter\(24),
	datad => VCC,
	cin => \u0|timer_0|internal_counter[23]~79\,
	combout => \u0|timer_0|internal_counter[24]~80_combout\,
	cout => \u0|timer_0|internal_counter[24]~81\);

-- Location: FF_X47_Y36_N25
\u0|timer_0|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(8));

-- Location: FF_X46_Y37_N17
\u0|timer_0|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[24]~80_combout\,
	asdata => \u0|timer_0|period_h_register\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(24));

-- Location: LCCOMB_X47_Y36_N16
\u0|timer_0|period_h_register[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_h_register[9]~6_combout\ = !\u0|nios2_gen2_0|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(9),
	combout => \u0|timer_0|period_h_register[9]~6_combout\);

-- Location: FF_X47_Y36_N17
\u0|timer_0|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|period_h_register[9]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|period_h_register\(9));

-- Location: FF_X46_Y37_N19
\u0|timer_0|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|internal_counter[25]~82_combout\,
	asdata => \u0|timer_0|period_h_register\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \u0|timer_0|always0~0_combout\,
	ena => \u0|timer_0|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|internal_counter\(25));

-- Location: LCCOMB_X49_Y38_N12
\u0|timer_0|counter_snapshot[25]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[25]~14_combout\ = !\u0|timer_0|internal_counter\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(25),
	combout => \u0|timer_0|counter_snapshot[25]~14_combout\);

-- Location: FF_X49_Y38_N13
\u0|timer_0|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[25]~14_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(25));

-- Location: LCCOMB_X47_Y36_N14
\u0|timer_0|read_mux_out[9]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[9]~37_combout\ = (\u0|timer_0|Equal6~1_combout\ & ((\u0|timer_0|period_l_register\(9)) # ((!\u0|timer_0|period_h_register\(9) & \u0|timer_0|Equal6~0_combout\)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (!\u0|timer_0|period_h_register\(9) & ((\u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_h_register\(9),
	datac => \u0|timer_0|period_l_register\(9),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[9]~37_combout\);

-- Location: FF_X49_Y38_N11
\u0|timer_0|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(9));

-- Location: LCCOMB_X49_Y38_N10
\u0|timer_0|read_mux_out~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~38_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|timer_0|counter_snapshot\(9) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|counter_snapshot\(9),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~38_combout\);

-- Location: LCCOMB_X49_Y38_N20
\u0|timer_0|read_mux_out[9]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[9]~39_combout\ = (\u0|timer_0|read_mux_out[9]~37_combout\) # ((\u0|timer_0|read_mux_out~38_combout\) # ((\u0|timer_0|counter_snapshot\(25) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(25),
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|read_mux_out[9]~37_combout\,
	datad => \u0|timer_0|read_mux_out~38_combout\,
	combout => \u0|timer_0|read_mux_out[9]~39_combout\);

-- Location: FF_X49_Y38_N21
\u0|timer_0|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[9]~39_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(9));

-- Location: FF_X49_Y34_N29
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(9),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X51_Y33_N18
\u0|jtag_uart_0|LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~0_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \u0|jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X51_Y33_N22
\u0|jtag_uart_0|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan0~1_combout\ = (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \u0|jtag_uart_0|LessThan0~0_combout\,
	combout => \u0|jtag_uart_0|LessThan0~1_combout\);

-- Location: FF_X51_Y33_N23
\u0|jtag_uart_0|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|LessThan0~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_AE~q\);

-- Location: LCCOMB_X51_Y35_N16
\u0|jtag_uart_0|ien_AE~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ien_AE~0_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\ & (!\u0|jtag_uart_0|av_waitrequest~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\,
	datab => \u0|jtag_uart_0|av_waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\,
	combout => \u0|jtag_uart_0|ien_AE~0_combout\);

-- Location: FF_X49_Y34_N15
\u0|jtag_uart_0|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ien_AE~q\);

-- Location: LCCOMB_X49_Y34_N6
\u0|jtag_uart_0|av_readdata[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata\(9) = (\u0|jtag_uart_0|fifo_AE~q\ & \u0|jtag_uart_0|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|fifo_AE~q\,
	datad => \u0|jtag_uart_0|ien_AE~q\,
	combout => \u0|jtag_uart_0|av_readdata\(9));

-- Location: FF_X49_Y34_N7
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X49_Y34_N28
\u0|mm_interconnect_0|rsp_mux|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) 
-- & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\);

-- Location: M9K_X33_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003080000000000000000000000000000000000000FFFFFF020A38F72CCC0208020102327687002CC1080800004B900A0C8A99709089243A07000062240405149227101080006ACC0E2093F804200095B2026080252C28203FC2405105641C214E666400140491713F0045162AA80A0841151577558A300541F736C4024100011081828EC0105A0CE0069274A122CE0EC",
	mem_init0 => X"414E0343400C291A286329404448EE4404440F20000C424ACA1C104489190000F3804608150300014A50240C8010061400079E000000610EA00216A08290640DAC0258004A2431400401EA8000F6185A6D600D625F10C60D15A00010A001801A72C5ADA6D1B6B7400D82822800008A8C110610B0304430C1310041860E0000C6403C3082400D5EC80003CEC09981A0A113FFFC488129A02A9533223A3D02020DAE221A22042530101054669042A82A04120208110487DF5BB049201DED3E400C811036B3E0440DECF811037E6D6D4F64C50000010A8C66311ED0B367B20A52942160A13614010659C8C240CAEE34082657A8380E004108E12CCCCBBF9998CC00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X59_Y31_N24
\u0|mm_interconnect_0|rsp_mux|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\);

-- Location: LCCOMB_X59_Y31_N8
\u0|mm_interconnect_0|rsp_mux|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\);

-- Location: LCCOMB_X56_Y29_N28
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7_combout\);

-- Location: FF_X56_Y29_N29
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1));

-- Location: LCCOMB_X56_Y29_N10
\u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~19_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(9) & 
-- ((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(9),
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~19_combout\);

-- Location: LCCOMB_X55_Y32_N16
\u0|nios2_gen2_0|cpu|R_src2_lo[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[9]~14_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(15))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[9]~14_combout\);

-- Location: FF_X55_Y32_N17
\u0|nios2_gen2_0|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[9]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(9));

-- Location: LCCOMB_X55_Y33_N30
\u0|nios2_gen2_0|cpu|Add1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~28_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(9),
	combout => \u0|nios2_gen2_0|cpu|Add1~28_combout\);

-- Location: LCCOMB_X57_Y31_N30
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~15_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~38_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~38_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~15_combout\);

-- Location: FF_X57_Y31_N31
\u0|nios2_gen2_0|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(7));

-- Location: LCCOMB_X49_Y31_N22
\u0|mm_interconnect_0|cmd_mux_002|src_data[45]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) = (\u0|nios2_gen2_0|cpu|W_alu_result\(9) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(7))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(9) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(9),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(45));

-- Location: FF_X49_Y31_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X41_Y29_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X41_Y29_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33));

-- Location: LCCOMB_X40_Y28_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\)) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X40_Y28_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X40_Y28_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X39_Y28_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(7),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X41_Y28_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X41_Y28_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X40_Y32_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X40_Y32_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X40_Y29_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30) & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\);

-- Location: LCCOMB_X40_Y29_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(31))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X41_Y31_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\);

-- Location: FF_X41_Y31_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(31));

-- Location: LCCOMB_X40_Y29_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X40_Y29_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31));

-- Location: LCCOMB_X40_Y28_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X40_Y28_N31
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X49_Y31_N18
\u0|mm_interconnect_0|cmd_mux_002|src_data[43]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) = (\u0|nios2_gen2_0|cpu|F_pc\(5) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(7))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(5) & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(5),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(43));

-- Location: FF_X49_Y31_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X39_Y28_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(5),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X49_Y28_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~38_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~38_combout\);

-- Location: FF_X49_Y28_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(31));

-- Location: FF_X49_Y28_N31
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X49_Y28_N18
\u0|nios2_gen2_0|cpu|F_iw[31]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[31]~64_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[31]~64_combout\);

-- Location: LCCOMB_X52_Y28_N4
\u0|nios2_gen2_0|cpu|F_iw[31]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[31]~65_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[31]~64_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[31]~64_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[31]~65_combout\);

-- Location: FF_X52_Y28_N5
\u0|nios2_gen2_0|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[31]~65_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(31));

-- Location: LCCOMB_X57_Y31_N4
\u0|nios2_gen2_0|cpu|E_src1[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[9]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[9]~8_combout\);

-- Location: FF_X57_Y31_N5
\u0|nios2_gen2_0|cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[9]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(9));

-- Location: LCCOMB_X55_Y33_N24
\u0|nios2_gen2_0|cpu|E_logic_result[9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[9]~9_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(9) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(9)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(9) & 
-- ((\u0|nios2_gen2_0|cpu|E_src2\(9) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src2\(9) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(9),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(9),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[9]~9_combout\);

-- Location: LCCOMB_X55_Y35_N10
\u0|nios2_gen2_0|cpu|W_alu_result[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[9]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[9]~9_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[9]~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~38_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[9]~8_combout\);

-- Location: FF_X55_Y35_N11
\u0|nios2_gen2_0|cpu|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[9]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(9));

-- Location: LCCOMB_X49_Y31_N4
\u0|mm_interconnect_0|cmd_mux_003|src_data[45]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) = (\u0|nios2_gen2_0|cpu|W_alu_result\(9) & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|F_pc\(7) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(9) & (\u0|nios2_gen2_0|cpu|F_pc\(7) & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(9),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(7),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(45));

-- Location: M9K_X53_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003080000000000000000000000000000000000000FFFF00F301DA14B5508059100C0CD4F6056245594228000001E4088F1957F3F651487A817CFDE239050450E89224418830A35C8A0040C510620887708146A1167A4209B7AD11F1085A8E2AD2851120210F45D41928859021147C2805393FC72164014505C5CEC20D13000911231D15C9785A088666827393268835C",
	mem_init0 => X"09400053E04C0A1B28236AC04468AEC0000C87002048C242481800048A084000C304420C018200002A4020460000031400060A022000610E80020C80809064190C8248008A2428000C01A2800062A85E65281E205F24D6094D8418008013C01C2262AD209128A7401E8280D00000809A32231018188C98C014888AC602911166401C31005005D690000166502AA1B0290BDDC4088179B0229A73803D350A0287AEE242840001415032D2049080AB0220151098100087DF49F01688108922102C8110A62B2044298AC8110A64664667D7884111100EC2311AC2D42224888B1AC6A151093621218250422250CA2DB00205EFA21A8F14C34996AAAA8576AD54A902",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y30_N4
\u0|mm_interconnect_0|rsp_mux|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\);

-- Location: LCCOMB_X51_Y31_N16
\u0|jtag_uart_0|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~0_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & VCC)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)))
-- \u0|jtag_uart_0|Add0~1\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- !\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|Add0~0_combout\,
	cout => \u0|jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X51_Y31_N18
\u0|jtag_uart_0|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~2_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\u0|jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\u0|jtag_uart_0|Add0~1\))
-- \u0|jtag_uart_0|Add0~3\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\u0|jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~1\,
	combout => \u0|jtag_uart_0|Add0~2_combout\,
	cout => \u0|jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X51_Y31_N20
\u0|jtag_uart_0|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~4_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\u0|jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\u0|jtag_uart_0|Add0~3\ $ (GND)))
-- \u0|jtag_uart_0|Add0~5\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\u0|jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~3\,
	combout => \u0|jtag_uart_0|Add0~4_combout\,
	cout => \u0|jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X51_Y31_N22
\u0|jtag_uart_0|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~6_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\u0|jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\u0|jtag_uart_0|Add0~5\))
-- \u0|jtag_uart_0|Add0~7\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\u0|jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~5\,
	combout => \u0|jtag_uart_0|Add0~6_combout\,
	cout => \u0|jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X51_Y31_N24
\u0|jtag_uart_0|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~8_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\u0|jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\u0|jtag_uart_0|Add0~7\ $ (GND)))
-- \u0|jtag_uart_0|Add0~9\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\u0|jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~7\,
	combout => \u0|jtag_uart_0|Add0~8_combout\,
	cout => \u0|jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X51_Y31_N30
\u0|jtag_uart_0|LessThan1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~1_combout\ = (\u0|jtag_uart_0|Add0~6_combout\) # (\u0|jtag_uart_0|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|Add0~6_combout\,
	datad => \u0|jtag_uart_0|Add0~8_combout\,
	combout => \u0|jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X51_Y31_N26
\u0|jtag_uart_0|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~10_combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\u0|jtag_uart_0|Add0~9\)) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (\u0|jtag_uart_0|Add0~9\ & VCC))
-- \u0|jtag_uart_0|Add0~11\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\u0|jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \u0|jtag_uart_0|Add0~9\,
	combout => \u0|jtag_uart_0|Add0~10_combout\,
	cout => \u0|jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X51_Y31_N28
\u0|jtag_uart_0|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|Add0~12_combout\ = \u0|jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \u0|jtag_uart_0|Add0~11\,
	combout => \u0|jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X51_Y31_N2
\u0|jtag_uart_0|LessThan1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~0_combout\ = (\u0|jtag_uart_0|Add0~4_combout\ & ((\u0|jtag_uart_0|Add0~2_combout\) # ((\u0|jtag_uart_0|Add0~0_combout\) # 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|Add0~2_combout\,
	datab => \u0|jtag_uart_0|Add0~0_combout\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \u0|jtag_uart_0|Add0~4_combout\,
	combout => \u0|jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X51_Y31_N0
\u0|jtag_uart_0|LessThan1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|LessThan1~2_combout\ = (!\u0|jtag_uart_0|LessThan1~1_combout\ & (!\u0|jtag_uart_0|Add0~12_combout\ & (!\u0|jtag_uart_0|Add0~10_combout\ & !\u0|jtag_uart_0|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|LessThan1~1_combout\,
	datab => \u0|jtag_uart_0|Add0~12_combout\,
	datac => \u0|jtag_uart_0|Add0~10_combout\,
	datad => \u0|jtag_uart_0|LessThan1~0_combout\,
	combout => \u0|jtag_uart_0|LessThan1~2_combout\);

-- Location: FF_X51_Y31_N1
\u0|jtag_uart_0|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|LessThan1~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|fifo_AF~q\);

-- Location: LCCOMB_X49_Y34_N2
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|always2~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X49_Y34_N24
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datac => \u0|jtag_uart_0|t_dav~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X45_Y36_N10
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X45_Y36_N4
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\);

-- Location: FF_X45_Y36_N5
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate~q\);

-- Location: FF_X45_Y36_N11
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X49_Y34_N26
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X49_Y34_N27
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X49_Y34_N30
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X49_Y34_N31
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X49_Y34_N22
\u0|jtag_uart_0|pause_irq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|pause_irq~0_combout\ = (\u0|jtag_uart_0|read_0~q\ & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))) # 
-- (!\u0|jtag_uart_0|read_0~q\ & ((\u0|jtag_uart_0|pause_irq~q\) # ((\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~q\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	datac => \u0|jtag_uart_0|pause_irq~q\,
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \u0|jtag_uart_0|pause_irq~0_combout\);

-- Location: FF_X49_Y34_N23
\u0|jtag_uart_0|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|pause_irq~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|pause_irq~q\);

-- Location: LCCOMB_X49_Y34_N0
\u0|jtag_uart_0|ien_AF~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ien_AF~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	combout => \u0|jtag_uart_0|ien_AF~feeder_combout\);

-- Location: FF_X49_Y34_N1
\u0|jtag_uart_0|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|ien_AF~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ien_AF~q\);

-- Location: LCCOMB_X49_Y34_N16
\u0|jtag_uart_0|av_readdata[8]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[8]~1_combout\ = (\u0|jtag_uart_0|ien_AF~q\ & ((\u0|jtag_uart_0|fifo_AF~q\) # (\u0|jtag_uart_0|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|fifo_AF~q\,
	datac => \u0|jtag_uart_0|pause_irq~q\,
	datad => \u0|jtag_uart_0|ien_AF~q\,
	combout => \u0|jtag_uart_0|av_readdata[8]~1_combout\);

-- Location: FF_X49_Y34_N17
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[8]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: FF_X49_Y38_N7
\u0|timer_0|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(8));

-- Location: LCCOMB_X49_Y38_N6
\u0|timer_0|read_mux_out~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~11_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|timer_0|counter_snapshot\(8) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|counter_snapshot\(8),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~11_combout\);

-- Location: LCCOMB_X47_Y36_N26
\u0|timer_0|read_mux_out[8]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[8]~10_combout\ = (\u0|timer_0|Equal6~1_combout\ & ((\u0|timer_0|period_l_register\(8)) # ((\u0|timer_0|period_h_register\(8) & \u0|timer_0|Equal6~0_combout\)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (\u0|timer_0|period_h_register\(8) & ((\u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_h_register\(8),
	datac => \u0|timer_0|period_l_register\(8),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[8]~10_combout\);

-- Location: FF_X49_Y38_N25
\u0|timer_0|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(24),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(24));

-- Location: LCCOMB_X49_Y38_N18
\u0|timer_0|read_mux_out[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[8]~12_combout\ = (\u0|timer_0|read_mux_out~11_combout\) # ((\u0|timer_0|read_mux_out[8]~10_combout\) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|counter_snapshot\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~11_combout\,
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|read_mux_out[8]~10_combout\,
	datad => \u0|timer_0|counter_snapshot\(24),
	combout => \u0|timer_0|read_mux_out[8]~12_combout\);

-- Location: FF_X49_Y38_N19
\u0|timer_0|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[8]~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(8));

-- Location: FF_X52_Y32_N9
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X52_Y32_N8
\u0|mm_interconnect_0|rsp_mux|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(8),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\);

-- Location: LCCOMB_X52_Y30_N14
\u0|mm_interconnect_0|rsp_mux|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\);

-- Location: LCCOMB_X55_Y30_N12
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0_combout\);

-- Location: FF_X55_Y30_N13
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X57_Y32_N4
\u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~20_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~20_combout\);

-- Location: FF_X46_Y33_N17
\u0|nios2_gen2_0|cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(4));

-- Location: LCCOMB_X56_Y28_N12
\u0|mm_interconnect_0|cmd_mux_003|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(4) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\);

-- Location: LCCOMB_X46_Y28_N30
\u0|mm_interconnect_0|cmd_mux_003|src_data[32]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(32) = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(32));

-- Location: LCCOMB_X46_Y28_N4
\u0|mm_interconnect_0|cmd_mux_003|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\);

-- Location: LCCOMB_X47_Y30_N8
\u0|mm_interconnect_0|cmd_mux_003|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\);

-- Location: M9K_X53_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003D8000000000000700000000000000000000000000000000000400000000000000001010050000050003FFFC1200400000010010010000000000020000001000000000400000000100000000100000000040800640000100000001000000204000000A000800500000001220020220401010100080900040000A4020030000000000000000200080080040040808080",
	mem_init0 => X"00000041400C201A28AB2008400A2E000004070000084C2430080007048600004100020000020000004000040000020000020800000041048002048000802009040248000824C8000400A2000042005A31200A015E8A0208040048000001400802000800810029400A8200C00000800222201000088880C00088880600111106001C404042000401008002000001A01481DDC4108629A0C29022000025020005AE0002000001000000100000000800200110020890048400915000101880008F003CB763C00F2DC8F003CB75454567C0000223331A4A743840000004000108001080001200082280002A84500200000004000000010400000000000200000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y28_N10
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\);

-- Location: LCCOMB_X50_Y31_N18
\u0|mm_interconnect_0|cmd_mux_001|src_data[39]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(39) = (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|F_pc\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|nios2_gen2_0|cpu|F_pc\(1) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39));

-- Location: LCCOMB_X51_Y29_N8
\u0|mm_interconnect_0|cmd_mux_001|src_data[40]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(40) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(2)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40));

-- Location: LCCOMB_X50_Y27_N6
\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(39)) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\);

-- Location: LCCOMB_X49_Y31_N6
\u0|mm_interconnect_0|cmd_mux_001|src_data[38]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(38) = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(0)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38));

-- Location: LCCOMB_X50_Y27_N20
\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(40) & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39)) # (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\);

-- Location: LCCOMB_X52_Y25_N30
\u0|opencores_i2c_0|i2c_master_top_inst|prer~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|prer~0_combout\ = ((\u0|nios2_gen2_0|cpu|d_writedata\(7) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|prer~0_combout\);

-- Location: LCCOMB_X51_Y29_N10
\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1)) # (((!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\)) # (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\);

-- Location: LCCOMB_X51_Y28_N12
\u0|opencores_i2c_0|i2c_master_top_inst|Decoder0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Decoder0~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\ & !\u0|mm_interconnect_0|cmd_mux_001|src_data\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Decoder0~0_combout\);

-- Location: LCCOMB_X51_Y28_N20
\u0|opencores_i2c_0|i2c_master_top_inst|prer[14]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|prer[14]~1_combout\ = ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & \u0|opencores_i2c_0|i2c_master_top_inst|Decoder0~0_combout\))) # 
-- (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Decoder0~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|prer[14]~1_combout\);

-- Location: FF_X52_Y25_N11
\u0|opencores_i2c_0|i2c_master_top_inst|prer[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|prer~0_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(15));

-- Location: LCCOMB_X51_Y28_N14
\u0|opencores_i2c_0|i2c_master_top_inst|prer[0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|prer[0]~9_combout\ = ((!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & \u0|opencores_i2c_0|i2c_master_top_inst|Decoder0~0_combout\))) # 
-- (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Decoder0~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|prer[0]~9_combout\);

-- Location: FF_X52_Y25_N31
\u0|opencores_i2c_0|i2c_master_top_inst|prer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|prer~0_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(7));

-- Location: LCCOMB_X52_Y25_N10
\u0|opencores_i2c_0|i2c_master_top_inst|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39)) # ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(15))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(15),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(7),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~0_combout\);

-- Location: LCCOMB_X45_Y23_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~20_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal9~0_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(7) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal9~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(7),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(6),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~20_combout\);

-- Location: LCCOMB_X50_Y23_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~feeder_combout\ = \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~feeder_combout\);

-- Location: FF_X50_Y23_N11
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~q\);

-- Location: IOIBUF_X51_Y0_N15
\scl~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => scl,
	o => \scl~input_o\);

-- Location: LCCOMB_X50_Y23_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~0_combout\ = (\scl~input_o\) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \scl~input_o\,
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~0_combout\);

-- Location: FF_X50_Y23_N5
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\);

-- Location: LCCOMB_X49_Y25_N26
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~q\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\ & \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\,
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\);

-- Location: LCCOMB_X52_Y25_N12
\u0|opencores_i2c_0|i2c_master_top_inst|prer~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|prer~7_combout\ = ((\u0|nios2_gen2_0|cpu|d_writedata\(3) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|prer~7_combout\);

-- Location: FF_X52_Y25_N13
\u0|opencores_i2c_0|i2c_master_top_inst|prer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|prer~7_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(3));

-- Location: LCCOMB_X51_Y24_N8
\u0|opencores_i2c_0|i2c_master_top_inst|prer~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|prer~6_combout\ = ((\u0|nios2_gen2_0|cpu|d_writedata\(0) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|prer~6_combout\);

-- Location: FF_X51_Y24_N9
\u0|opencores_i2c_0|i2c_master_top_inst|prer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|prer~6_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(0));

-- Location: LCCOMB_X50_Y25_N0
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~0_combout\ = \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(0) $ (VCC)
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~1\ = CARRY(\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(0),
	datad => VCC,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~0_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~1\);

-- Location: LCCOMB_X51_Y25_N30
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~32_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(0))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(0),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~32_combout\);

-- Location: LCCOMB_X51_Y25_N20
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~33_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(0))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(0),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~32_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~33_combout\);

-- Location: FF_X51_Y25_N21
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[0]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(0));

-- Location: LCCOMB_X50_Y25_N2
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(1) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~1\ & 
-- VCC)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(1) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~1\))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~3\ = CARRY((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(1) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(1),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~1\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~2_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~3\);

-- Location: LCCOMB_X51_Y24_N30
\u0|opencores_i2c_0|i2c_master_top_inst|prer~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|prer~5_combout\ = ((\u0|nios2_gen2_0|cpu|d_writedata\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|prer~5_combout\);

-- Location: FF_X51_Y24_N31
\u0|opencores_i2c_0|i2c_master_top_inst|prer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|prer~5_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(1));

-- Location: LCCOMB_X51_Y25_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~30_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(1)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~2_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~30_combout\);

-- Location: LCCOMB_X51_Y25_N2
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~31_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(1))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~30_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~31_combout\);

-- Location: FF_X51_Y25_N3
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(1));

-- Location: LCCOMB_X50_Y25_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(2) & ((GND) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~3\))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(2) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~3\ $ 
-- (GND)))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~5\ = CARRY((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(2)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(2),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~3\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~4_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~5\);

-- Location: LCCOMB_X52_Y25_N8
\u0|opencores_i2c_0|i2c_master_top_inst|prer~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|prer~8_combout\ = ((\u0|nios2_gen2_0|cpu|d_writedata\(2) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|prer~8_combout\);

-- Location: FF_X52_Y25_N9
\u0|opencores_i2c_0|i2c_master_top_inst|prer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|prer~8_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(2));

-- Location: LCCOMB_X52_Y25_N2
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~28_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(2)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~4_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(2),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~28_combout\);

-- Location: LCCOMB_X51_Y25_N0
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~29_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(2))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(2),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~28_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~29_combout\);

-- Location: FF_X51_Y25_N1
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[2]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(2));

-- Location: LCCOMB_X50_Y25_N6
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~6_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(3) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~5\ & 
-- VCC)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(3) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~5\))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~7\ = CARRY((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(3) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(3),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~5\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~6_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~7\);

-- Location: LCCOMB_X52_Y25_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~26_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(3))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(3),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~6_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~26_combout\);

-- Location: LCCOMB_X51_Y25_N6
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~27_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(3))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(3),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~26_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~27_combout\);

-- Location: FF_X51_Y25_N7
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(3));

-- Location: LCCOMB_X51_Y25_N14
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~4_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(3) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(2) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(1) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(3),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(2),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~4_combout\);

-- Location: LCCOMB_X51_Y28_N10
\u0|opencores_i2c_0|i2c_master_top_inst|ctr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|ctr~0_combout\ = (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (\u0|nios2_gen2_0|cpu|d_writedata\(7) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~0_combout\);

-- Location: LCCOMB_X51_Y28_N16
\u0|opencores_i2c_0|i2c_master_top_inst|ctr[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|ctr[7]~feeder_combout\ = \u0|opencores_i2c_0|i2c_master_top_inst|ctr~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|ctr[7]~feeder_combout\);

-- Location: LCCOMB_X51_Y28_N30
\u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]~1_combout\ = ((!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & \u0|opencores_i2c_0|i2c_master_top_inst|Decoder0~0_combout\))) # 
-- (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Decoder0~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]~1_combout\);

-- Location: FF_X51_Y28_N17
\u0|opencores_i2c_0|i2c_master_top_inst|ctr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|ctr[7]~feeder_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(7));

-- Location: FF_X51_Y24_N3
\u0|opencores_i2c_0|i2c_master_top_inst|prer[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|prer~5_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(9));

-- Location: FF_X51_Y24_N13
\u0|opencores_i2c_0|i2c_master_top_inst|prer[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|prer~6_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(8));

-- Location: LCCOMB_X50_Y25_N8
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~8_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(4) & ((GND) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~7\))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(4) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~7\ $ 
-- (GND)))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~9\ = CARRY((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(4)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(4),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~7\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~8_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~9\);

-- Location: LCCOMB_X51_Y24_N26
\u0|opencores_i2c_0|i2c_master_top_inst|prer~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|prer~4_combout\ = ((\u0|nios2_gen2_0|cpu|d_writedata\(4) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|prer~4_combout\);

-- Location: FF_X51_Y24_N27
\u0|opencores_i2c_0|i2c_master_top_inst|prer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|prer~4_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(4));

-- Location: LCCOMB_X51_Y24_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~24_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(4)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~8_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(4),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~24_combout\);

-- Location: LCCOMB_X51_Y25_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~25_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(4))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~24_combout\ & ((\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~24_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(4),
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~25_combout\);

-- Location: FF_X51_Y25_N11
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(4));

-- Location: LCCOMB_X50_Y25_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~10_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(5) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~9\ & 
-- VCC)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(5) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~9\))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~11\ = CARRY((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(5) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(5),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~9\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~10_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~11\);

-- Location: LCCOMB_X52_Y25_N26
\u0|opencores_i2c_0|i2c_master_top_inst|prer~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|prer~3_combout\ = ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(5))) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|prer~3_combout\);

-- Location: FF_X52_Y25_N27
\u0|opencores_i2c_0|i2c_master_top_inst|prer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|prer~3_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(5));

-- Location: LCCOMB_X51_Y25_N18
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~22_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(5)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~10_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(5),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~22_combout\);

-- Location: LCCOMB_X51_Y25_N8
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~23_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(5))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(5),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~22_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~23_combout\);

-- Location: FF_X51_Y25_N9
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(5));

-- Location: LCCOMB_X50_Y25_N12
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~12_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(6) & ((GND) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~11\))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(6) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~11\ $ 
-- (GND)))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~13\ = CARRY((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(6)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(6),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~11\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~12_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~13\);

-- Location: LCCOMB_X51_Y24_N24
\u0|opencores_i2c_0|i2c_master_top_inst|prer~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|prer~2_combout\ = ((\u0|nios2_gen2_0|cpu|d_writedata\(6) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|prer~2_combout\);

-- Location: FF_X51_Y24_N25
\u0|opencores_i2c_0|i2c_master_top_inst|prer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|prer~2_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(6));

-- Location: LCCOMB_X51_Y25_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~20_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(6)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~12_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(6),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~20_combout\);

-- Location: LCCOMB_X51_Y25_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~21_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(6))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(6),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~20_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~21_combout\);

-- Location: FF_X51_Y25_N23
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(6));

-- Location: LCCOMB_X50_Y25_N14
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~14_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(7) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~13\ & 
-- VCC)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(7) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~13\))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~15\ = CARRY((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(7) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(7),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~13\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~14_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~15\);

-- Location: LCCOMB_X52_Y25_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~18_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(7))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(7),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~14_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~18_combout\);

-- Location: LCCOMB_X51_Y25_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~19_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(7))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(7),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~18_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~19_combout\);

-- Location: FF_X51_Y25_N5
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(7));

-- Location: LCCOMB_X50_Y25_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~16_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(8) & ((GND) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~15\))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(8) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~15\ $ 
-- (GND)))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~17\ = CARRY((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(8)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(8),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~15\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~16_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~17\);

-- Location: LCCOMB_X51_Y24_N6
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~12_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(8))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(8),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~16_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~12_combout\);

-- Location: LCCOMB_X51_Y25_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~13_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(8))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(8),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~12_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~13_combout\);

-- Location: FF_X51_Y25_N17
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[8]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(8));

-- Location: LCCOMB_X50_Y25_N18
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~18_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(9) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~17\ & 
-- VCC)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(9) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~17\))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~19\ = CARRY((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(9) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(9),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~17\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~18_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~19\);

-- Location: LCCOMB_X49_Y25_N14
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~10_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(9))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(9),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~18_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~10_combout\);

-- Location: LCCOMB_X49_Y25_N2
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~11_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(9))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~10_combout\ & ((\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~10_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(9),
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~11_combout\);

-- Location: FF_X49_Y25_N3
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[9]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(9));

-- Location: LCCOMB_X50_Y25_N20
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~20_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(10) & ((GND) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~19\))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(10) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~19\ $ 
-- (GND)))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~21\ = CARRY((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(10)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(10),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~19\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~20_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~21\);

-- Location: FF_X52_Y25_N19
\u0|opencores_i2c_0|i2c_master_top_inst|prer[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|prer~8_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(10));

-- Location: LCCOMB_X52_Y25_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~16_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(10)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~20_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(10),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~16_combout\);

-- Location: LCCOMB_X51_Y25_N26
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~17_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(10))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(10),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~16_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~17_combout\);

-- Location: FF_X51_Y25_N27
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(10));

-- Location: LCCOMB_X50_Y25_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~22_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(11) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~21\ & 
-- VCC)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(11) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~21\))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~23\ = CARRY((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(11) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(11),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~21\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~22_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~23\);

-- Location: FF_X52_Y25_N15
\u0|opencores_i2c_0|i2c_master_top_inst|prer[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|prer~7_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(11));

-- Location: LCCOMB_X52_Y25_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~14_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(11)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~22_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(11),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~14_combout\);

-- Location: LCCOMB_X49_Y25_N6
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~15_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(11))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~14_combout\ & ((\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~14_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(11),
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~15_combout\);

-- Location: FF_X49_Y25_N7
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[11]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(11));

-- Location: LCCOMB_X49_Y25_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~1_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(8) & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(8),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(9),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~1_combout\);

-- Location: LCCOMB_X49_Y25_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~1_combout\ = ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~q\ & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\))) # 
-- (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\,
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~1_combout\);

-- Location: FF_X51_Y26_N31
\u0|opencores_i2c_0|i2c_master_top_inst|prer[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|prer~2_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(14));

-- Location: FF_X51_Y24_N17
\u0|opencores_i2c_0|i2c_master_top_inst|prer[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|prer~4_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(12));

-- Location: LCCOMB_X50_Y25_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~24_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(12) & ((GND) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~23\))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(12) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~23\ $ 
-- (GND)))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~25\ = CARRY((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(12)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(12),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~23\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~24_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~25\);

-- Location: LCCOMB_X49_Y25_N20
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~8_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(12))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(12),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~24_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~8_combout\);

-- Location: LCCOMB_X49_Y25_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~9_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(12))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~8_combout\ & ((\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~8_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(12),
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~9_combout\);

-- Location: FF_X49_Y25_N23
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[12]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(12));

-- Location: LCCOMB_X50_Y25_N26
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~26_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(13) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~25\ & 
-- VCC)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(13) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~25\))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~27\ = CARRY((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(13) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(13),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~25\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~26_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~27\);

-- Location: FF_X52_Y25_N21
\u0|opencores_i2c_0|i2c_master_top_inst|prer[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|prer~3_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|prer[14]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(13));

-- Location: LCCOMB_X49_Y25_N18
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~6_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(13)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~26_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(13),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~6_combout\);

-- Location: LCCOMB_X49_Y25_N12
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~7_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(13))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~6_combout\ & ((\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~6_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(13),
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~7_combout\);

-- Location: FF_X49_Y25_N13
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[13]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(13));

-- Location: LCCOMB_X50_Y25_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~28_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(14) & ((GND) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~27\))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(14) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~27\ $ 
-- (GND)))
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~29\ = CARRY((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(14)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(14),
	datad => VCC,
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~27\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~28_combout\,
	cout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~29\);

-- Location: LCCOMB_X49_Y25_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(14))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(14),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~28_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~4_combout\);

-- Location: LCCOMB_X49_Y25_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~5_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(14)) # ((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~1_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~4_combout\)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~1_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~1_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(14),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~4_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~5_combout\);

-- Location: FF_X49_Y25_N11
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(14));

-- Location: LCCOMB_X50_Y25_N30
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~30_combout\ = \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(15) $ (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(15),
	cin => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~29\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~30_combout\);

-- Location: LCCOMB_X49_Y25_N30
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(15))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(15),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Add0~30_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~2_combout\);

-- Location: LCCOMB_X49_Y25_N0
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(15)) # ((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~1_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~2_combout\)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~1_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~1_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(15),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~3_combout\);

-- Location: FF_X49_Y25_N1
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(15));

-- Location: LCCOMB_X49_Y25_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(14) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(15) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(12) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(14),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(15),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(12),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(13),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~0_combout\);

-- Location: LCCOMB_X49_Y25_N8
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~2_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(11) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~1_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(10) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(11),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~1_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(10),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~2_combout\);

-- Location: LCCOMB_X51_Y25_N12
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~3_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(6) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(5) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(7) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(6),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(5),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(7),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt\(4),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~3_combout\);

-- Location: LCCOMB_X52_Y25_N0
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ = ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~4_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~2_combout\ & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~3_combout\))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|ctr\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~4_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(7),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~2_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|WideNor0~3_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\);

-- Location: LCCOMB_X50_Y23_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dscl_oen~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|always1~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~0_combout\);

-- Location: FF_X50_Y23_N25
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~0_combout\,
	asdata => VCC,
	sload => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~q\);

-- Location: LCCOMB_X46_Y23_N18
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~q\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~q\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\);

-- Location: FF_X45_Y23_N25
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~20_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(7));

-- Location: LCCOMB_X45_Y23_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~27_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(6) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal9~0_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(6),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal9~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(7),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~27_combout\);

-- Location: FF_X45_Y23_N23
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~27_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(8));

-- Location: LCCOMB_X45_Y23_N0
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(5) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\ & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(5),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(3),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~2_combout\);

-- Location: LCCOMB_X45_Y23_N2
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~3_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4) & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~3_combout\);

-- Location: LCCOMB_X46_Y23_N12
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~1_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\ & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(1),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~1_combout\);

-- Location: LCCOMB_X45_Y25_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~37_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal17~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~37_combout\);

-- Location: FF_X45_Y25_N5
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~37_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(16));

-- Location: LCCOMB_X51_Y27_N20
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~4_combout\ = (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(0),
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~4_combout\);

-- Location: LCCOMB_X51_Y27_N2
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~3_combout\ = (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\) # 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(0) $ (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(0),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(1),
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~3_combout\);

-- Location: FF_X51_Y27_N3
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~3_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(1));

-- Location: LCCOMB_X46_Y27_N14
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~21_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(0) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(2) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(0),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(2),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(1),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~21_combout\);

-- Location: LCCOMB_X49_Y27_N12
\u0|opencores_i2c_0|i2c_master_top_inst|cr~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|cr~4_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\ & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ 
-- & \u0|nios2_gen2_0|cpu|d_writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|cr~4_combout\);

-- Location: LCCOMB_X51_Y28_N0
\u0|opencores_i2c_0|i2c_master_top_inst|always3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|always3~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38)) # ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39)) # ((!\u0|opencores_i2c_0|i2c_master_top_inst|ctr\(7)) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(40))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(7),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|always3~0_combout\);

-- Location: LCCOMB_X46_Y27_N26
\u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~2_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\ & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~2_combout\);

-- Location: LCCOMB_X49_Y27_N14
\u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~3_combout\ = ((\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\ & ((!\u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~2_combout\))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|always3~0_combout\))) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|always3~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~3_combout\);

-- Location: FF_X49_Y27_N13
\u0|opencores_i2c_0|i2c_master_top_inst|cr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|cr~4_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(5));

-- Location: LCCOMB_X49_Y27_N24
\u0|opencores_i2c_0|i2c_master_top_inst|cr~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|cr~6_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\ & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ 
-- & \u0|nios2_gen2_0|cpu|d_writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|cr~6_combout\);

-- Location: FF_X49_Y27_N25
\u0|opencores_i2c_0|i2c_master_top_inst|cr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|cr~6_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(4));

-- Location: LCCOMB_X46_Y27_N30
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~16_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|cr\(5) & !\u0|opencores_i2c_0|i2c_master_top_inst|cr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(5),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(4),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~16_combout\);

-- Location: LCCOMB_X49_Y27_N30
\u0|opencores_i2c_0|i2c_master_top_inst|cr~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|cr~5_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(6) & (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\ & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|cr~5_combout\);

-- Location: FF_X49_Y27_N31
\u0|opencores_i2c_0|i2c_master_top_inst|cr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|cr~5_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(6));

-- Location: LCCOMB_X47_Y26_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~17_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|cr\(6) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(6),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~17_combout\);

-- Location: LCCOMB_X47_Y26_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_STOP~q\) # ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\ & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|cr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(6),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_STOP~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~4_combout\);

-- Location: LCCOMB_X47_Y26_N18
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector0~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~q\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~16_combout\ & !\u0|opencores_i2c_0|i2c_master_top_inst|cr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~16_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(6),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector0~0_combout\);

-- Location: LCCOMB_X47_Y26_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~30_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector0~0_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & 
-- ((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~4_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector0~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~30_combout\);

-- Location: FF_X47_Y26_N5
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\);

-- Location: LCCOMB_X47_Y26_N0
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|cr\(6)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~16_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(6),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\);

-- Location: LCCOMB_X47_Y26_N2
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~18_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~17_combout\ & (((\u0|opencores_i2c_0|i2c_master_top_inst|cr\(7)) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~16_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~17_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(7),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~18_combout\);

-- Location: LCCOMB_X47_Y26_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~31_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & (((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_STOP~q\)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~18_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_STOP~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~31_combout\);

-- Location: FF_X47_Y26_N29
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_STOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_STOP~q\);

-- Location: LCCOMB_X47_Y26_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~5_combout\ = (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~5_combout\);

-- Location: LCCOMB_X47_Y26_N6
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~6_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~5_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_STOP~q\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\ & !\u0|opencores_i2c_0|i2c_master_top_inst|cr\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_STOP~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(6),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~5_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~6_combout\);

-- Location: FF_X47_Y26_N7
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~q\);

-- Location: LCCOMB_X47_Y27_N8
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~19_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|cr\(7) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~q\ & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(7),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~19_combout\);

-- Location: LCCOMB_X46_Y27_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~20_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|cr\(5) & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~19_combout\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\ & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~19_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(5),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~20_combout\);

-- Location: LCCOMB_X46_Y27_N2
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~22_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~20_combout\) # 
-- ((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~21_combout\ & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~21_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~20_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~22_combout\);

-- Location: FF_X46_Y27_N3
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\);

-- Location: LCCOMB_X47_Y27_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|shift~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|shift~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~5_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\ & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~5_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|shift~0_combout\);

-- Location: FF_X47_Y27_N5
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|shift\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|shift~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|shift~q\);

-- Location: LCCOMB_X49_Y27_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\ = ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\) # (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|shift~q\)) # 
-- (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|shift~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\);

-- Location: FF_X51_Y27_N21
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~4_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(0));

-- Location: LCCOMB_X51_Y27_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~1_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(2) $ 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(0)) # (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(0),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(2),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(1),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~1_combout\);

-- Location: LCCOMB_X51_Y27_N8
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~2_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~1_combout\ & \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~1_combout\,
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~2_combout\);

-- Location: FF_X51_Y27_N9
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt~2_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(2));

-- Location: LCCOMB_X49_Y27_N18
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(2)) # ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(1)) # 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(2),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\);

-- Location: LCCOMB_X46_Y27_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~23_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\) # (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~23_combout\);

-- Location: LCCOMB_X46_Y27_N20
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~24_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~23_combout\) # 
-- ((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~23_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~24_combout\);

-- Location: FF_X46_Y27_N21
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\);

-- Location: LCCOMB_X46_Y27_N18
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~11_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\) # ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\) # (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~11_combout\);

-- Location: LCCOMB_X47_Y26_N30
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~12_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector0~0_combout\) # ((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~11_combout\) # (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_STOP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~11_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector0~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_STOP~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~12_combout\);

-- Location: LCCOMB_X47_Y26_N26
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~13_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~12_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~12_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~18_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~13_combout\);

-- Location: FF_X47_Y26_N27
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1));

-- Location: LCCOMB_X47_Y23_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~19_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~18_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~18_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(2),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~19_combout\);

-- Location: FF_X47_Y23_N25
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~19_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(0));

-- Location: LCCOMB_X46_Y23_N6
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal18~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~1_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(16) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~3_combout\ & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(16),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~3_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal18~0_combout\);

-- Location: LCCOMB_X45_Y25_N26
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~28_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~1_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11) & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~28_combout\);

-- Location: FF_X45_Y25_N27
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~28_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(14));

-- Location: LCCOMB_X45_Y25_N0
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal16~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(14) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(14),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal16~0_combout\);

-- Location: LCCOMB_X46_Y23_N14
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(16) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(1) & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(16),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1_combout\);

-- Location: LCCOMB_X46_Y25_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(8) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(10) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(8),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(10),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(9),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1_combout\);

-- Location: LCCOMB_X46_Y25_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0_combout\);

-- Location: LCCOMB_X45_Y25_N2
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~36_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal16~0_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\ & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal16~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~36_combout\);

-- Location: FF_X45_Y25_N3
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~36_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15));

-- Location: LCCOMB_X46_Y25_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~4_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(8) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(10) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1_combout\ & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(8),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(10),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(9),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~4_combout\);

-- Location: LCCOMB_X45_Y25_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~1_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(14) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(14),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~4_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~1_combout\);

-- Location: LCCOMB_X45_Y25_N12
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~29_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~1_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~29_combout\);

-- Location: FF_X45_Y25_N13
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~29_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12));

-- Location: LCCOMB_X46_Y25_N20
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~4_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~4_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~3_combout\);

-- Location: LCCOMB_X46_Y25_N12
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~2_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~2_combout\);

-- Location: LCCOMB_X46_Y25_N14
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal10~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(8) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(10) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(9) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(8),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(10),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(9),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal10~0_combout\);

-- Location: LCCOMB_X46_Y23_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~3_combout\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal18~0_combout\) # ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~3_combout\) # 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~3_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal18~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~3_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal10~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~4_combout\);

-- Location: LCCOMB_X46_Y23_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~5_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~4_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~q\ & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~4_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~q\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~5_combout\);

-- Location: FF_X46_Y23_N29
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\);

-- Location: LCCOMB_X46_Y27_N6
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~28_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|cr\(4) & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~19_combout\)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|cr\(4) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(4),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~19_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~28_combout\);

-- Location: LCCOMB_X46_Y27_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~27_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~27_combout\);

-- Location: LCCOMB_X46_Y27_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~29_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~27_combout\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~28_combout\ & !\u0|opencores_i2c_0|i2c_master_top_inst|cr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~28_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~27_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(5),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~29_combout\);

-- Location: FF_X46_Y27_N11
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\);

-- Location: LCCOMB_X46_Y27_N8
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~8_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\ & (((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\)) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~8_combout\);

-- Location: LCCOMB_X47_Y27_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~3_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~3_combout\);

-- Location: LCCOMB_X49_Y27_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~9_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~3_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|cr\(5)) # 
-- ((!\u0|opencores_i2c_0|i2c_master_top_inst|cr\(7) & \u0|opencores_i2c_0|i2c_master_top_inst|cr\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(5),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(7),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~3_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(4),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~9_combout\);

-- Location: LCCOMB_X47_Y27_N20
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~10_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~9_combout\ & 
-- ((!\u0|opencores_i2c_0|i2c_master_top_inst|cr\(5)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~9_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~8_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(5),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~9_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~10_combout\);

-- Location: LCCOMB_X47_Y27_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~5_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\) # ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\ & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~5_combout\);

-- Location: FF_X47_Y27_N21
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~10_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(2));

-- Location: LCCOMB_X46_Y27_N12
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\ & (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\)) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_WRITE~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|WideOr0~combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~2_combout\);

-- Location: LCCOMB_X47_Y27_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~3_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|cr\(5) & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~2_combout\) # (!\u0|opencores_i2c_0|i2c_master_top_inst|cr\(7))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~3_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(7),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~3_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(5),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~4_combout\);

-- Location: LCCOMB_X47_Y27_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~14_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\ & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~4_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~14_combout\);

-- Location: FF_X47_Y27_N25
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~14_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(3));

-- Location: LCCOMB_X47_Y23_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~25_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(2) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1) & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(2),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(3),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~25_combout\);

-- Location: LCCOMB_X47_Y23_N12
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~26_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~25_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~26_combout\);

-- Location: FF_X47_Y23_N13
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~26_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(9));

-- Location: LCCOMB_X46_Y25_N26
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~3_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(8) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(10) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(9) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(8),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(10),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(9),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~3_combout\);

-- Location: LCCOMB_X46_Y25_N8
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~34_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~3_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\ & \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~3_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~34_combout\);

-- Location: FF_X46_Y25_N9
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~34_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(10));

-- Location: LCCOMB_X46_Y25_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal12~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(8) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(10) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(9) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(8),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(10),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(9),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal12~0_combout\);

-- Location: LCCOMB_X45_Y25_N30
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~35_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal12~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~35_combout\);

-- Location: FF_X45_Y25_N31
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~35_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11));

-- Location: LCCOMB_X45_Y25_N14
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~2_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(14) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(14),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~2_combout\);

-- Location: LCCOMB_X46_Y25_N6
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~2_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~2_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~3_combout\);

-- Location: LCCOMB_X46_Y23_N2
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~3_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(16) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(1) & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~3_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(16),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\);

-- Location: LCCOMB_X47_Y23_N0
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~18_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\ & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(3),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~18_combout\);

-- Location: LCCOMB_X47_Y23_N6
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~30_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~18_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1) & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~18_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(2),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~30_combout\);

-- Location: FF_X47_Y23_N7
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~30_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13));

-- Location: LCCOMB_X45_Y25_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(14) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11) & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(14),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(12),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~0_combout\);

-- Location: LCCOMB_X46_Y25_N18
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal17~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~1_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal17~0_combout\);

-- Location: LCCOMB_X45_Y25_N6
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal17~0_combout\) # ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal17~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal16~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~0_combout\);

-- Location: FF_X45_Y25_N7
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_chk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~0_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~q\);

-- Location: LCCOMB_X46_Y23_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~0_combout\) # 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal14~3_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~4_combout\);

-- Location: LCCOMB_X45_Y25_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal10~0_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal12~0_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal3~0_combout\ & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal10~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal12~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal3~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~0_combout\);

-- Location: LCCOMB_X45_Y25_N8
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~1_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~0_combout\ & 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~1_combout\);

-- Location: LCCOMB_X46_Y23_N8
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~3_combout\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~3_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~3_combout\);

-- Location: LCCOMB_X45_Y25_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~2_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(14) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(11),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(14),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(13),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~2_combout\);

-- Location: LCCOMB_X45_Y25_N18
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~3_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal17~0_combout\ & 
-- ((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal16~0_combout\) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal16~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal17~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~3_combout\);

-- Location: LCCOMB_X50_Y30_N16
\u0|mm_interconnect_0|cmd_mux_001|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X47_Y27_N0
\u0|opencores_i2c_0|i2c_master_top_inst|cr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|cr~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|always3~0_combout\ & (((\u0|opencores_i2c_0|i2c_master_top_inst|cr\(3))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|always3~0_combout\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|cr\(3)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|always3~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(3),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|cr~0_combout\);

-- Location: FF_X47_Y27_N1
\u0|opencores_i2c_0|i2c_master_top_inst|cr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|cr~0_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(3));

-- Location: LCCOMB_X46_Y27_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|cr\(3) & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\ & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(3),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~2_combout\);

-- Location: LCCOMB_X46_Y27_N0
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\)) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(7) & ((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_READ~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(7),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~3_combout\);

-- Location: LCCOMB_X46_Y27_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~4_combout\ = (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~2_combout\) # (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~2_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~3_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~4_combout\);

-- Location: FF_X46_Y27_N17
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~q\);

-- Location: LCCOMB_X45_Y25_N20
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~2_combout\) 
-- # ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal18~0_combout\) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal15~2_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~3_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal18~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_txd~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~2_combout\);

-- Location: LCCOMB_X46_Y23_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~5_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~4_combout\) # 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~3_combout\) # (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~2_combout\)) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~4_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~1_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~3_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~5_combout\);

-- Location: FF_X46_Y23_N5
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~5_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~q\);

-- Location: IOIBUF_X38_Y0_N29
\sda~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sda,
	o => \sda~input_o\);

-- Location: LCCOMB_X47_Y23_N8
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~0_combout\ = (\sda~input_o\) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sda~input_o\,
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~0_combout\);

-- Location: FF_X47_Y23_N9
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~q\);

-- Location: LCCOMB_X47_Y23_N26
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~24_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(2) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(2),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~24_combout\);

-- Location: LCCOMB_X47_Y23_N18
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~q\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~24_combout\ & ((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(3))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~q\ 
-- & (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~24_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|clk_en~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(3),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~0_combout\);

-- Location: FF_X47_Y23_N19
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~0_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~q\);

-- Location: LCCOMB_X47_Y23_N2
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSDA~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSDA~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~q\) # 
-- (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~q\,
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSDA~0_combout\);

-- Location: FF_X47_Y23_N3
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSDA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSDA~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSDA~q\);

-- Location: LCCOMB_X47_Y23_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSDA~q\ & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSDA~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~0_combout\);

-- Location: FF_X47_Y23_N17
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sto_condition\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~0_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~q\);

-- Location: LCCOMB_X47_Y23_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~q\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~q\ & ((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_stop~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~0_combout\);

-- Location: LCCOMB_X46_Y23_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~1_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~0_combout\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~q\ & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_chk~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~1_combout\);

-- Location: FF_X46_Y23_N17
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~1_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\);

-- Location: LCCOMB_X47_Y26_N8
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\);

-- Location: LCCOMB_X47_Y27_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~25_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~25_combout\);

-- Location: LCCOMB_X47_Y27_N6
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~26_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~25_combout\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|cr\(7) & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(7),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~25_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~26_combout\);

-- Location: FF_X47_Y27_N7
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\);

-- Location: LCCOMB_X47_Y27_N26
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\ & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_START~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~0_combout\);

-- Location: FF_X47_Y27_N27
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\);

-- Location: LCCOMB_X49_Y27_N26
\u0|opencores_i2c_0|i2c_master_top_inst|ctr~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|ctr~6_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & \u0|nios2_gen2_0|cpu|d_writedata\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~6_combout\);

-- Location: LCCOMB_X51_Y28_N24
\u0|opencores_i2c_0|i2c_master_top_inst|txr[6]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|txr[6]~0_combout\ = ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & \u0|opencores_i2c_0|i2c_master_top_inst|Decoder0~0_combout\))) # 
-- (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Decoder0~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|txr[6]~0_combout\);

-- Location: FF_X50_Y27_N27
\u0|opencores_i2c_0|i2c_master_top_inst|txr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~6_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|txr[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(5));

-- Location: LCCOMB_X49_Y27_N4
\u0|opencores_i2c_0|i2c_master_top_inst|ctr~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|ctr~7_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & \u0|nios2_gen2_0|cpu|d_writedata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(4),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~7_combout\);

-- Location: FF_X50_Y27_N23
\u0|opencores_i2c_0|i2c_master_top_inst|txr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~7_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|txr[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(4));

-- Location: LCCOMB_X51_Y27_N30
\u0|opencores_i2c_0|i2c_master_top_inst|ctr~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|ctr~5_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|nios2_gen2_0|cpu|d_writedata\(2) & \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~5_combout\);

-- Location: FF_X50_Y27_N9
\u0|opencores_i2c_0|i2c_master_top_inst|txr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~5_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|txr[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(2));

-- Location: LCCOMB_X51_Y28_N22
\u0|opencores_i2c_0|i2c_master_top_inst|ctr~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|ctr~3_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(1) & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~3_combout\);

-- Location: FF_X51_Y28_N23
\u0|opencores_i2c_0|i2c_master_top_inst|txr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~3_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|txr[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(1));

-- Location: LCCOMB_X47_Y23_N14
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~34_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\) # 
-- (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~34_combout\);

-- Location: FF_X47_Y23_N15
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSCL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cnt[14]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSCL~q\);

-- Location: LCCOMB_X47_Y23_N20
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSCL~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~q\))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSCL~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~q\)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\ & (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSCL~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~0_combout\);

-- Location: FF_X47_Y23_N21
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~q\);

-- Location: LCCOMB_X49_Y27_N6
\u0|opencores_i2c_0|i2c_master_top_inst|ctr~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|ctr~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & \u0|nios2_gen2_0|cpu|d_writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~2_combout\);

-- Location: FF_X50_Y27_N3
\u0|opencores_i2c_0|i2c_master_top_inst|txr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~2_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|txr[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(0));

-- Location: LCCOMB_X51_Y27_N12
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|txr\(0)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ 
-- & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~2_combout\);

-- Location: FF_X51_Y27_N13
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~2_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(0));

-- Location: LCCOMB_X51_Y27_N14
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|txr\(1))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~3_combout\);

-- Location: FF_X51_Y27_N15
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~3_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(1));

-- Location: LCCOMB_X51_Y27_N26
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~5_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|txr\(2))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(2),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(1),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~5_combout\);

-- Location: FF_X51_Y27_N27
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~5_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(2));

-- Location: LCCOMB_X49_Y27_N8
\u0|opencores_i2c_0|i2c_master_top_inst|ctr~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|ctr~4_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(3) & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~4_combout\);

-- Location: FF_X50_Y27_N5
\u0|opencores_i2c_0|i2c_master_top_inst|txr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~4_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|txr[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(3));

-- Location: LCCOMB_X51_Y27_N16
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|txr\(3)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ 
-- & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(2),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(3),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~4_combout\);

-- Location: FF_X51_Y27_N17
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~4_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(3));

-- Location: LCCOMB_X51_Y27_N22
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~7_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|txr\(4))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(4),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(3),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~7_combout\);

-- Location: FF_X51_Y27_N23
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~7_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(4));

-- Location: LCCOMB_X51_Y27_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~6_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|txr\(5))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(5),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(4),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~6_combout\);

-- Location: FF_X51_Y27_N29
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~6_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(5));

-- Location: LCCOMB_X51_Y28_N8
\u0|opencores_i2c_0|i2c_master_top_inst|txr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|txr~1_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(6) & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(6),
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|txr~1_combout\);

-- Location: FF_X51_Y28_N9
\u0|opencores_i2c_0|i2c_master_top_inst|txr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|txr~1_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|txr[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(6));

-- Location: LCCOMB_X51_Y27_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~1_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|txr\(6)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ 
-- & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(5),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(6),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~1_combout\);

-- Location: FF_X51_Y27_N11
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~1_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(6));

-- Location: FF_X51_Y28_N11
\u0|opencores_i2c_0|i2c_master_top_inst|txr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~0_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|txr[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(7));

-- Location: LCCOMB_X51_Y27_N0
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|txr\(7)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\ 
-- & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(6),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ld~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(7),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~0_combout\);

-- Location: FF_X51_Y27_N1
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr~0_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|dcnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(7));

-- Location: LCCOMB_X52_Y25_N6
\u0|opencores_i2c_0|i2c_master_top_inst|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~1_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux0~0_combout\ & (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(7))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux0~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & ((\u0|opencores_i2c_0|i2c_master_top_inst|ctr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(7),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(7),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~1_combout\);

-- Location: LCCOMB_X47_Y26_N12
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~q\))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~q\)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dout~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_ACK~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~2_combout\);

-- Location: LCCOMB_X47_Y26_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~3_combout\ = (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~3_combout\);

-- Location: FF_X47_Y26_N11
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~q\);

-- Location: LCCOMB_X47_Y26_N20
\u0|opencores_i2c_0|i2c_master_top_inst|rxack~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|rxack~0_combout\ = (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|ack_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|rxack~0_combout\);

-- Location: FF_X47_Y26_N21
\u0|opencores_i2c_0|i2c_master_top_inst|rxack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|rxack~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|rxack~q\);

-- Location: LCCOMB_X51_Y26_N12
\u0|opencores_i2c_0|i2c_master_top_inst|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\) # ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux0~1_combout\)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|rxack~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~1_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|rxack~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~2_combout\);

-- Location: LCCOMB_X51_Y26_N6
\u0|opencores_i2c_0|i2c_master_top_inst|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux0~2_combout\ & (((\u0|opencores_i2c_0|i2c_master_top_inst|cr\(7))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux0~2_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|txr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~2_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(7),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(7),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~3_combout\);

-- Location: LCCOMB_X51_Y26_N26
\u0|opencores_i2c_0|i2c_master_top_inst|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux0~3_combout\ & (((!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~3_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~4_combout\);

-- Location: FF_X51_Y26_N27
\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|Mux0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(7));

-- Location: FF_X50_Y28_N17
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X50_Y28_N10
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~28_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(7))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(7),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~28_combout\);

-- Location: LCCOMB_X45_Y34_N4
\u0|timer_0|counter_snapshot[23]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[23]~15_combout\ = !\u0|timer_0|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(23),
	combout => \u0|timer_0|counter_snapshot[23]~15_combout\);

-- Location: FF_X45_Y34_N5
\u0|timer_0|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[23]~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(23));

-- Location: FF_X45_Y35_N5
\u0|timer_0|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(7));

-- Location: LCCOMB_X45_Y35_N4
\u0|timer_0|read_mux_out~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~41_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_snapshot\(7) & \u0|nios2_gen2_0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|counter_snapshot\(7),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \u0|timer_0|read_mux_out~41_combout\);

-- Location: LCCOMB_X47_Y36_N12
\u0|timer_0|read_mux_out[7]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[7]~40_combout\ = (\u0|timer_0|Equal6~1_combout\ & ((\u0|timer_0|period_l_register\(7)) # ((!\u0|timer_0|period_h_register\(7) & \u0|timer_0|Equal6~0_combout\)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (!\u0|timer_0|period_h_register\(7) & ((\u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_h_register\(7),
	datac => \u0|timer_0|period_l_register\(7),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[7]~40_combout\);

-- Location: LCCOMB_X45_Y35_N18
\u0|timer_0|read_mux_out[7]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[7]~42_combout\ = (\u0|timer_0|read_mux_out~41_combout\) # ((\u0|timer_0|read_mux_out[7]~40_combout\) # ((\u0|timer_0|counter_snapshot\(23) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(23),
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|read_mux_out~41_combout\,
	datad => \u0|timer_0|read_mux_out[7]~40_combout\,
	combout => \u0|timer_0|read_mux_out[7]~42_combout\);

-- Location: FF_X45_Y35_N19
\u0|timer_0|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[7]~42_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(7));

-- Location: FF_X52_Y32_N7
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X50_Y37_N6
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: FF_X50_Y37_N7
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X52_Y36_N20
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X52_Y36_N21
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y36_N22
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y36_N23
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y36_N24
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y36_N25
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y36_N26
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y36_N27
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y36_N28
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y36_N29
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y36_N30
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) $ 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X52_Y36_N31
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X52_Y36_N4
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X52_Y36_N5
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y36_N6
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y36_N7
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y36_N8
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y36_N9
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y36_N10
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y36_N11
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y36_N12
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y36_N13
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y36_N14
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X52_Y36_N15
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|jtag_uart_0|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X50_Y37_N8
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X50_Y37_N9
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X50_Y37_N10
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X50_Y37_N11
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X50_Y37_N4
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X50_Y37_N5
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: FF_X50_Y37_N3
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: FF_X50_Y37_N21
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X50_Y37_N0
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X50_Y37_N1
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: LCCOMB_X50_Y37_N14
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X50_Y37_N15
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X53_Y36_N0
\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab3:u0|lab3_jtag_uart_0:jtag_uart_0|lab3_jtag_uart_0_scfifo_r:the_lab3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart_0|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|jtag_uart_0|wr_rfifo~combout\,
	ena1 => \u0|jtag_uart_0|fifo_rd~1_combout\,
	portadatain => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y32_N24
\u0|jtag_uart_0|av_readdata[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[7]~7_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~q\,
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7),
	combout => \u0|jtag_uart_0|av_readdata[7]~7_combout\);

-- Location: FF_X52_Y32_N25
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[7]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X52_Y32_N6
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~27_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) 
-- & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~27_combout\);

-- Location: LCCOMB_X52_Y32_N18
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~28_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~27_combout\) # 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\ & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~28_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29_combout\);

-- Location: LCCOMB_X57_Y32_N6
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~36_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7)))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29_combout\)))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~29_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~36_combout\);

-- Location: LCCOMB_X57_Y32_N10
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\);

-- Location: FF_X57_Y32_N7
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~36_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7));

-- Location: LCCOMB_X57_Y32_N16
\u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~21_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(7) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(7),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~21_combout\);

-- Location: LCCOMB_X50_Y32_N8
\u0|nios2_gen2_0|cpu|d_writedata[30]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[30]~6_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[30]~6_combout\);

-- Location: FF_X50_Y32_N9
\u0|nios2_gen2_0|cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[30]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(30));

-- Location: LCCOMB_X41_Y32_N28
\u0|mm_interconnect_0|cmd_mux_003|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(30) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(30),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\);

-- Location: M9K_X53_Y17_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000101077FFF8000029928200000000FFD86F80000001FF3FC79554B145546AFFE76CA5F1BFDFDFE0FFE5FF010820A9DFE42082FFC0420893FFC11261192FFF3077FFF9D8C57FF60B0AEFFF80FF87FF013FFC35040AA934D535212A83526A44B512FFF4870FF8000007F9969FFF79DA2C6C769636A224C637F",
	mem_init0 => X"8001000000001F00000007851000000100000108000000880090100011002040021000020024400100800000200A0011020010000000080A80000000000000009000009804800100000000004001FC0000000042A37B0600000000004000000039C1E780020000000040409900C5069C110F1278F4443804B54047C0268000E01000000000007BC000001DC1FFE0000200000002000800000FD5707142A49A40020C00002800000080000002000000003E03900000079200000FFC0D443FF80B00C00512C0300144B00C0053232322FFFFE1111000C603018EFFA343BFC84210847FFC00FF810419FFC00082F0015F07BBFF1AD610821DE7FFFFDF381FFDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y28_N12
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~8_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~8_combout\);

-- Location: LCCOMB_X49_Y28_N24
\u0|nios2_gen2_0|cpu|F_iw[30]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[30]~62_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30),
	combout => \u0|nios2_gen2_0|cpu|F_iw[30]~62_combout\);

-- Location: LCCOMB_X52_Y30_N8
\u0|nios2_gen2_0|cpu|F_iw[30]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[30]~63_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[30]~62_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~8_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~8_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[30]~62_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[30]~63_combout\);

-- Location: FF_X52_Y30_N9
\u0|nios2_gen2_0|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[30]~63_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(30));

-- Location: LCCOMB_X56_Y31_N18
\u0|nios2_gen2_0|cpu|E_src1[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[7]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|E_src1[7]~10_combout\);

-- Location: FF_X56_Y31_N19
\u0|nios2_gen2_0|cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[7]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(7));

-- Location: LCCOMB_X56_Y35_N8
\u0|nios2_gen2_0|cpu|Add1~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~31_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(6) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(6),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~31_combout\);

-- Location: LCCOMB_X55_Y31_N16
\u0|nios2_gen2_0|cpu|R_src2_lo[5]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[5]~7_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(11)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[5]~7_combout\);

-- Location: FF_X55_Y31_N17
\u0|nios2_gen2_0|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[5]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(5));

-- Location: LCCOMB_X55_Y33_N2
\u0|nios2_gen2_0|cpu|Add1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~17_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(5),
	combout => \u0|nios2_gen2_0|cpu|Add1~17_combout\);

-- Location: LCCOMB_X52_Y33_N22
\u0|nios2_gen2_0|cpu|R_src2_lo[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[4]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(10))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(10),
	datab => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[4]~2_combout\);

-- Location: FF_X52_Y33_N23
\u0|nios2_gen2_0|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[4]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(4));

-- Location: LCCOMB_X52_Y35_N0
\u0|nios2_gen2_0|cpu|Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~0_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	combout => \u0|nios2_gen2_0|cpu|Add1~0_combout\);

-- Location: LCCOMB_X52_Y35_N26
\u0|nios2_gen2_0|cpu|Add1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~1_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(3),
	combout => \u0|nios2_gen2_0|cpu|Add1~1_combout\);

-- Location: LCCOMB_X56_Y35_N14
\u0|nios2_gen2_0|cpu|Add1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~6_cout\ = CARRY(\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => VCC,
	cout => \u0|nios2_gen2_0|cpu|Add1~6_cout\);

-- Location: LCCOMB_X56_Y35_N16
\u0|nios2_gen2_0|cpu|Add1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~7_combout\ = (\u0|nios2_gen2_0|cpu|Add1~4_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(0) & (\u0|nios2_gen2_0|cpu|Add1~6_cout\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(0) & (!\u0|nios2_gen2_0|cpu|Add1~6_cout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~4_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(0) & (!\u0|nios2_gen2_0|cpu|Add1~6_cout\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(0) & ((\u0|nios2_gen2_0|cpu|Add1~6_cout\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~8\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~4_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(0) & !\u0|nios2_gen2_0|cpu|Add1~6_cout\)) # (!\u0|nios2_gen2_0|cpu|Add1~4_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~6_cout\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~6_cout\,
	combout => \u0|nios2_gen2_0|cpu|Add1~7_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~8\);

-- Location: LCCOMB_X56_Y35_N18
\u0|nios2_gen2_0|cpu|Add1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~9_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~3_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(1) $ (!\u0|nios2_gen2_0|cpu|Add1~8\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~10\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~3_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(1)) # (!\u0|nios2_gen2_0|cpu|Add1~8\))) # (!\u0|nios2_gen2_0|cpu|Add1~3_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(1) & 
-- !\u0|nios2_gen2_0|cpu|Add1~8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(1),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~8\,
	combout => \u0|nios2_gen2_0|cpu|Add1~9_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~10\);

-- Location: LCCOMB_X56_Y35_N20
\u0|nios2_gen2_0|cpu|Add1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~11_combout\ = (\u0|nios2_gen2_0|cpu|Add1~2_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(2) & (\u0|nios2_gen2_0|cpu|Add1~10\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_src1\(2) & (!\u0|nios2_gen2_0|cpu|Add1~10\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~2_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(2) & (!\u0|nios2_gen2_0|cpu|Add1~10\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(2) & ((\u0|nios2_gen2_0|cpu|Add1~10\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~12\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~2_combout\ & (!\u0|nios2_gen2_0|cpu|E_src1\(2) & !\u0|nios2_gen2_0|cpu|Add1~10\)) # (!\u0|nios2_gen2_0|cpu|Add1~2_combout\ & ((!\u0|nios2_gen2_0|cpu|Add1~10\) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(2),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~10\,
	combout => \u0|nios2_gen2_0|cpu|Add1~11_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~12\);

-- Location: LCCOMB_X56_Y35_N22
\u0|nios2_gen2_0|cpu|Add1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~13_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(3) $ (\u0|nios2_gen2_0|cpu|Add1~1_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~12\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~14\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(3) & ((\u0|nios2_gen2_0|cpu|Add1~1_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~12\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(3) & (\u0|nios2_gen2_0|cpu|Add1~1_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(3),
	datab => \u0|nios2_gen2_0|cpu|Add1~1_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~12\,
	combout => \u0|nios2_gen2_0|cpu|Add1~13_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~14\);

-- Location: LCCOMB_X56_Y35_N24
\u0|nios2_gen2_0|cpu|Add1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~15_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(4) & ((\u0|nios2_gen2_0|cpu|Add1~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~14\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~0_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~14\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(4) & ((\u0|nios2_gen2_0|cpu|Add1~0_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~14\)) # (!\u0|nios2_gen2_0|cpu|Add1~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~14\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~16\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(4) & (!\u0|nios2_gen2_0|cpu|Add1~0_combout\ & !\u0|nios2_gen2_0|cpu|Add1~14\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(4) & ((!\u0|nios2_gen2_0|cpu|Add1~14\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(4),
	datab => \u0|nios2_gen2_0|cpu|Add1~0_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~14\,
	combout => \u0|nios2_gen2_0|cpu|Add1~15_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~16\);

-- Location: LCCOMB_X56_Y35_N26
\u0|nios2_gen2_0|cpu|Add1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~18_combout\ = ((\u0|nios2_gen2_0|cpu|E_src1\(5) $ (\u0|nios2_gen2_0|cpu|Add1~17_combout\ $ (!\u0|nios2_gen2_0|cpu|Add1~16\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~19\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(5) & ((\u0|nios2_gen2_0|cpu|Add1~17_combout\) # (!\u0|nios2_gen2_0|cpu|Add1~16\))) # (!\u0|nios2_gen2_0|cpu|E_src1\(5) & (\u0|nios2_gen2_0|cpu|Add1~17_combout\ & 
-- !\u0|nios2_gen2_0|cpu|Add1~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(5),
	datab => \u0|nios2_gen2_0|cpu|Add1~17_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~16\,
	combout => \u0|nios2_gen2_0|cpu|Add1~18_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~19\);

-- Location: LCCOMB_X56_Y35_N28
\u0|nios2_gen2_0|cpu|Add1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~32_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(6) & ((\u0|nios2_gen2_0|cpu|Add1~31_combout\ & (\u0|nios2_gen2_0|cpu|Add1~19\ & VCC)) # (!\u0|nios2_gen2_0|cpu|Add1~31_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~19\)))) # 
-- (!\u0|nios2_gen2_0|cpu|E_src1\(6) & ((\u0|nios2_gen2_0|cpu|Add1~31_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~19\)) # (!\u0|nios2_gen2_0|cpu|Add1~31_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~19\) # (GND)))))
-- \u0|nios2_gen2_0|cpu|Add1~33\ = CARRY((\u0|nios2_gen2_0|cpu|E_src1\(6) & (!\u0|nios2_gen2_0|cpu|Add1~31_combout\ & !\u0|nios2_gen2_0|cpu|Add1~19\)) # (!\u0|nios2_gen2_0|cpu|E_src1\(6) & ((!\u0|nios2_gen2_0|cpu|Add1~19\) # 
-- (!\u0|nios2_gen2_0|cpu|Add1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(6),
	datab => \u0|nios2_gen2_0|cpu|Add1~31_combout\,
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~19\,
	combout => \u0|nios2_gen2_0|cpu|Add1~32_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~33\);

-- Location: LCCOMB_X56_Y35_N30
\u0|nios2_gen2_0|cpu|Add1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~34_combout\ = ((\u0|nios2_gen2_0|cpu|Add1~30_combout\ $ (\u0|nios2_gen2_0|cpu|E_src1\(7) $ (!\u0|nios2_gen2_0|cpu|Add1~33\)))) # (GND)
-- \u0|nios2_gen2_0|cpu|Add1~35\ = CARRY((\u0|nios2_gen2_0|cpu|Add1~30_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(7)) # (!\u0|nios2_gen2_0|cpu|Add1~33\))) # (!\u0|nios2_gen2_0|cpu|Add1~30_combout\ & (\u0|nios2_gen2_0|cpu|E_src1\(7) & 
-- !\u0|nios2_gen2_0|cpu|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~30_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(7),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|Add1~33\,
	combout => \u0|nios2_gen2_0|cpu|Add1~34_combout\,
	cout => \u0|nios2_gen2_0|cpu|Add1~35\);

-- Location: LCCOMB_X57_Y31_N16
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~16_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~36_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~36_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~16_combout\);

-- Location: FF_X57_Y31_N17
\u0|nios2_gen2_0|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(6));

-- Location: LCCOMB_X49_Y31_N26
\u0|mm_interconnect_0|cmd_mux_003|src_data[44]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(6)) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(8))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(6),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(44));

-- Location: M9K_X53_Y35_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000883D7480000001A91AC212F00520000D080000020390480B9554B945546AC20F6CA5FFA4040410882810018820A9D2062082E400620893C80132611D6E203077F103DFC5621E8B4AEF9020102C4159388035C68AA97ED53F272EB353EA74F5D3E11C87A10004004083969F21FBFE2FECFE97F6A224FEBF2",
	mem_init0 => X"44488460785CC030391520F048C43ED092CC2F0496484224301966D4848740AAA5814600140224A04160081416155100B555384B625AC606950F128BB4B031BF2A91FA020AE4C006618D6E1AAA8600C273A800185E04FE295304424720001541022608258500A9E4018924C00100802222201400888880E80888880780311107801C90A0465884000196A21800028009080002420175B0233022A79731800005FEE3AA00874500575D5002B57428012481005800040792000408800D4431002F012CB71BC04B2DC6F012CB73232322F5C401111000C623119E10A3C788000210847880001001061820C200C219140017BE203ED650823DE08000213008000104",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N6
\u0|nios2_gen2_0|cpu|F_iw[14]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[14]~34_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[14]~34_combout\);

-- Location: LCCOMB_X43_Y31_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\);

-- Location: FF_X43_Y31_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(14));

-- Location: FF_X52_Y31_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X52_Y31_N24
\u0|mm_interconnect_0|rsp_mux|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14) & 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\);

-- Location: LCCOMB_X51_Y35_N26
\u0|jtag_uart_0|woverflow~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|woverflow~1_combout\ = (\u0|jtag_uart_0|woverflow~0_combout\ & (\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\u0|jtag_uart_0|woverflow~0_combout\ & ((\u0|jtag_uart_0|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u0|jtag_uart_0|woverflow~q\,
	datad => \u0|jtag_uart_0|woverflow~0_combout\,
	combout => \u0|jtag_uart_0|woverflow~1_combout\);

-- Location: FF_X51_Y35_N27
\u0|jtag_uart_0|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|woverflow~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|woverflow~q\);

-- Location: FF_X51_Y35_N1
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|woverflow~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X46_Y36_N22
\u0|timer_0|counter_snapshot[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[30]~feeder_combout\ = \u0|timer_0|internal_counter\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(30),
	combout => \u0|timer_0|counter_snapshot[30]~feeder_combout\);

-- Location: FF_X46_Y36_N23
\u0|timer_0|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[30]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(30));

-- Location: LCCOMB_X46_Y36_N10
\u0|timer_0|counter_snapshot[14]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[14]~11_combout\ = !\u0|timer_0|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(14),
	combout => \u0|timer_0|counter_snapshot[14]~11_combout\);

-- Location: FF_X46_Y36_N11
\u0|timer_0|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[14]~11_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(14));

-- Location: LCCOMB_X46_Y36_N20
\u0|timer_0|read_mux_out~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~23_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|timer_0|counter_snapshot\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|timer_0|counter_snapshot\(14),
	combout => \u0|timer_0|read_mux_out~23_combout\);

-- Location: LCCOMB_X47_Y36_N6
\u0|timer_0|read_mux_out[14]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[14]~22_combout\ = (\u0|timer_0|Equal6~1_combout\ & (((\u0|timer_0|period_h_register\(14) & \u0|timer_0|Equal6~0_combout\)) # (!\u0|timer_0|period_l_register\(14)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (((\u0|timer_0|period_h_register\(14) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_l_register\(14),
	datac => \u0|timer_0|period_h_register\(14),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[14]~22_combout\);

-- Location: LCCOMB_X46_Y36_N16
\u0|timer_0|read_mux_out[14]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[14]~24_combout\ = (\u0|timer_0|read_mux_out~23_combout\) # ((\u0|timer_0|read_mux_out[14]~22_combout\) # ((\u0|timer_0|counter_snapshot\(30) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(30),
	datab => \u0|timer_0|read_mux_out~23_combout\,
	datac => \u0|timer_0|Equal6~2_combout\,
	datad => \u0|timer_0|read_mux_out[14]~22_combout\,
	combout => \u0|timer_0|read_mux_out[14]~24_combout\);

-- Location: FF_X46_Y36_N17
\u0|timer_0|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[14]~24_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(14));

-- Location: LCCOMB_X50_Y35_N8
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]~feeder_combout\ = \u0|timer_0|readdata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(14),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]~feeder_combout\);

-- Location: FF_X50_Y35_N9
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X51_Y35_N0
\u0|mm_interconnect_0|rsp_mux|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14))))) # 
-- (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(14),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\);

-- Location: LCCOMB_X52_Y31_N20
\u0|mm_interconnect_0|rsp_mux|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[14]~34_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[14]~34_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\);

-- Location: LCCOMB_X55_Y30_N6
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\);

-- Location: FF_X55_Y30_N7
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6));

-- Location: FF_X51_Y28_N19
\u0|opencores_i2c_0|i2c_master_top_inst|ctr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|txr~1_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(6));

-- Location: LCCOMB_X51_Y28_N18
\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(39))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & 
-- ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & (\u0|opencores_i2c_0|i2c_master_top_inst|ctr\(6))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(6),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(6),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~0_combout\);

-- Location: LCCOMB_X51_Y26_N30
\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(6))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(14)))))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (((\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(6),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(14),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~1_combout\);

-- Location: LCCOMB_X47_Y23_N30
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sta_condition~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sta_condition~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSDA~q\ & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSCL~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|dSDA~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sSDA~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sta_condition~0_combout\);

-- Location: FF_X47_Y23_N31
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sta_condition\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sta_condition~0_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sta_condition~q\);

-- Location: LCCOMB_X47_Y23_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|busy~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|busy~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sta_condition~q\) # (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|busy~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sta_condition~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|busy~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sto_condition~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|busy~0_combout\);

-- Location: FF_X47_Y23_N29
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|busy~0_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|busy~q\);

-- Location: LCCOMB_X51_Y26_N0
\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\)) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|txr\(6)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|busy~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|busy~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(6),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~2_combout\);

-- Location: LCCOMB_X51_Y26_N2
\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~2_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|cr\(6))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~2_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~1_combout\))))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & (((\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(6),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~1_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~3_combout\);

-- Location: LCCOMB_X51_Y26_N4
\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux1~3_combout\ & (((!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38)) # (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\)) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~3_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~4_combout\);

-- Location: FF_X51_Y26_N5
\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|Mux1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(6));

-- Location: FF_X50_Y28_N5
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X47_Y28_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\);

-- Location: FF_X47_Y28_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(6));

-- Location: FF_X50_Y28_N15
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X50_Y28_N14
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~31_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6)) # 
-- ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(6) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(6) & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(6),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~31_combout\);

-- Location: LCCOMB_X52_Y32_N30
\u0|jtag_uart_0|av_readdata[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[6]~8_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~q\,
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6),
	combout => \u0|jtag_uart_0|av_readdata[6]~8_combout\);

-- Location: FF_X52_Y32_N31
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[6]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X45_Y34_N12
\u0|timer_0|counter_snapshot[22]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[22]~17_combout\ = !\u0|timer_0|internal_counter\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(22),
	combout => \u0|timer_0|counter_snapshot[22]~17_combout\);

-- Location: FF_X45_Y34_N13
\u0|timer_0|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[22]~17_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(22));

-- Location: LCCOMB_X45_Y34_N24
\u0|timer_0|counter_snapshot[6]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[6]~16_combout\ = !\u0|timer_0|internal_counter\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(6),
	combout => \u0|timer_0|counter_snapshot[6]~16_combout\);

-- Location: FF_X45_Y34_N25
\u0|timer_0|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[6]~16_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(6));

-- Location: LCCOMB_X45_Y34_N2
\u0|timer_0|read_mux_out~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~44_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|timer_0|counter_snapshot\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|timer_0|counter_snapshot\(6),
	combout => \u0|timer_0|read_mux_out~44_combout\);

-- Location: LCCOMB_X45_Y34_N6
\u0|timer_0|read_mux_out[6]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[6]~43_combout\ = (\u0|timer_0|Equal6~0_combout\ & (((\u0|timer_0|Equal6~1_combout\ & !\u0|timer_0|period_l_register\(6))) # (!\u0|timer_0|period_h_register\(6)))) # (!\u0|timer_0|Equal6~0_combout\ & (\u0|timer_0|Equal6~1_combout\ 
-- & (!\u0|timer_0|period_l_register\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~0_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_l_register\(6),
	datad => \u0|timer_0|period_h_register\(6),
	combout => \u0|timer_0|read_mux_out[6]~43_combout\);

-- Location: LCCOMB_X45_Y34_N14
\u0|timer_0|read_mux_out[6]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[6]~45_combout\ = (\u0|timer_0|read_mux_out~44_combout\) # ((\u0|timer_0|read_mux_out[6]~43_combout\) # ((\u0|timer_0|counter_snapshot\(22) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(22),
	datab => \u0|timer_0|read_mux_out~44_combout\,
	datac => \u0|timer_0|Equal6~2_combout\,
	datad => \u0|timer_0|read_mux_out[6]~43_combout\,
	combout => \u0|timer_0|read_mux_out[6]~45_combout\);

-- Location: FF_X45_Y34_N15
\u0|timer_0|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[6]~45_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(6));

-- Location: FF_X52_Y32_N5
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X52_Y32_N4
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~30_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(6),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~30_combout\);

-- Location: LCCOMB_X55_Y28_N22
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~31_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~30_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~31_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~30_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\);

-- Location: LCCOMB_X57_Y32_N18
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~37_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\))))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(6),
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~37_combout\);

-- Location: FF_X57_Y32_N19
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~37_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X57_Y32_N28
\u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~22_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(6),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~22_combout\);

-- Location: FF_X54_Y28_N29
\u0|nios2_gen2_0|cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(5));

-- Location: LCCOMB_X54_Y28_N28
\u0|mm_interconnect_0|cmd_mux_003|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(5) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(5),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\);

-- Location: M9K_X53_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000308000000000000300000000000000000000000000000000F7F5884003168A8912AA000578A1002294D22C8EB409E47008200C020200013800000C42727222044A8994268A5421309A29026509A6680474A914C080118600008E0632812900E10008CC88E0220240470001000001004AC6C0000000084024000038508C2A54AC4C0020128625C3118961890C9931401",
	mem_init0 => X"BDA1ACAA97B3D0EDD714B837BF9431ABF63370DFB1A33FEFFEE3FFEBFDFFBFFE0E7BB9F3EE78FD8F95BFFAA17EEFF0EBFFF075FB1FD81FF80ECD605FFC0F9BE2F37BB3FF34DAE7BFE17C1DFFFE0D03B55ECFE49BE88EF976B1FBE7D65BECBFC1001800596EDDDCAFE47BFFEFFFFF7961CCD0EF878333473F4A373039F96EEE19BDC3060DADF0003CD77C003F001F5F2A65C006BB77D67EFD600A9E71DAEDD56BD1CDFD433BFEA185EFEC5827BFF634DBE0CC616A8A7800000950466012808E907ED748041FB5D20107ED748098989800023AAAAA5410884421090080446421084200464988CC38A611088715012AB1D84011C021E32CE01840002001A0020005",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y32_N12
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~10_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~10_combout\);

-- Location: LCCOMB_X47_Y27_N14
\u0|opencores_i2c_0|i2c_master_top_inst|al~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|al~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\) # ((\u0|opencores_i2c_0|i2c_master_top_inst|al~q\ & !\u0|opencores_i2c_0|i2c_master_top_inst|cr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|al~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(7),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|al~0_combout\);

-- Location: FF_X47_Y27_N15
\u0|opencores_i2c_0|i2c_master_top_inst|al\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|al~0_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|al~q\);

-- Location: LCCOMB_X52_Y25_N20
\u0|opencores_i2c_0|i2c_master_top_inst|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39)) # ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(13))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(13),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(5),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~0_combout\);

-- Location: FF_X49_Y27_N27
\u0|opencores_i2c_0|i2c_master_top_inst|ctr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~6_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(5));

-- Location: LCCOMB_X51_Y27_N18
\u0|opencores_i2c_0|i2c_master_top_inst|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux2~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(5))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux2~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|ctr\(5)))))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & (((\u0|opencores_i2c_0|i2c_master_top_inst|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(5),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(5),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~1_combout\);

-- Location: LCCOMB_X50_Y27_N28
\u0|opencores_i2c_0|i2c_master_top_inst|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\) # ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux2~1_combout\)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|al~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|al~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~1_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~2_combout\);

-- Location: LCCOMB_X50_Y27_N26
\u0|opencores_i2c_0|i2c_master_top_inst|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux2~2_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|cr\(5)) # ((!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux2~2_combout\ & (((\u0|opencores_i2c_0|i2c_master_top_inst|txr\(5) & \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(5),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~2_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(5),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~3_combout\);

-- Location: LCCOMB_X50_Y27_N14
\u0|opencores_i2c_0|i2c_master_top_inst|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux2~3_combout\ & (((!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~3_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~4_combout\);

-- Location: FF_X50_Y27_N15
\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|Mux2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(5));

-- Location: FF_X50_Y28_N1
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X50_Y28_N2
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~25_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(5))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(5),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~25_combout\);

-- Location: LCCOMB_X45_Y34_N10
\u0|timer_0|counter_snapshot[21]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[21]~9_combout\ = !\u0|timer_0|internal_counter\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(21),
	combout => \u0|timer_0|counter_snapshot[21]~9_combout\);

-- Location: FF_X45_Y34_N11
\u0|timer_0|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[21]~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(21));

-- Location: LCCOMB_X45_Y34_N30
\u0|timer_0|counter_snapshot[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[5]~8_combout\ = !\u0|timer_0|internal_counter\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(5),
	combout => \u0|timer_0|counter_snapshot[5]~8_combout\);

-- Location: FF_X45_Y34_N31
\u0|timer_0|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[5]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(5));

-- Location: LCCOMB_X45_Y34_N8
\u0|timer_0|read_mux_out~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~17_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|timer_0|counter_snapshot\(5) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|timer_0|counter_snapshot\(5),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~17_combout\);

-- Location: LCCOMB_X46_Y34_N22
\u0|timer_0|read_mux_out[5]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[5]~16_combout\ = (\u0|timer_0|Equal6~1_combout\ & (((\u0|timer_0|Equal6~0_combout\ & !\u0|timer_0|period_h_register\(5))) # (!\u0|timer_0|period_l_register\(5)))) # (!\u0|timer_0|Equal6~1_combout\ & (\u0|timer_0|Equal6~0_combout\ 
-- & (!\u0|timer_0|period_h_register\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|Equal6~0_combout\,
	datac => \u0|timer_0|period_h_register\(5),
	datad => \u0|timer_0|period_l_register\(5),
	combout => \u0|timer_0|read_mux_out[5]~16_combout\);

-- Location: LCCOMB_X45_Y34_N28
\u0|timer_0|read_mux_out[5]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[5]~18_combout\ = (\u0|timer_0|read_mux_out~17_combout\) # ((\u0|timer_0|read_mux_out[5]~16_combout\) # ((\u0|timer_0|counter_snapshot\(21) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(21),
	datab => \u0|timer_0|read_mux_out~17_combout\,
	datac => \u0|timer_0|Equal6~2_combout\,
	datad => \u0|timer_0|read_mux_out[5]~16_combout\,
	combout => \u0|timer_0|read_mux_out[5]~18_combout\);

-- Location: FF_X45_Y34_N29
\u0|timer_0|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[5]~18_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(5));

-- Location: FF_X52_Y32_N17
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X52_Y32_N2
\u0|jtag_uart_0|av_readdata[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[5]~6_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~q\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5),
	combout => \u0|jtag_uart_0|av_readdata[5]~6_combout\);

-- Location: FF_X52_Y32_N3
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[5]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X52_Y32_N16
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~24_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) 
-- & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~24_combout\);

-- Location: LCCOMB_X52_Y32_N20
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~25_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~24_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~10_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~25_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~24_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26_combout\);

-- Location: LCCOMB_X57_Y32_N8
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~35_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5)))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26_combout\)))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(5),
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~35_combout\);

-- Location: FF_X57_Y32_N9
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~35_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5));

-- Location: LCCOMB_X57_Y32_N2
\u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_alu_result\(5) & 
-- !\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(5),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10_combout\);

-- Location: LCCOMB_X57_Y33_N8
\u0|nios2_gen2_0|cpu|R_src2_lo[13]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[13]~10_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(19)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(19),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[13]~10_combout\);

-- Location: FF_X57_Y33_N9
\u0|nios2_gen2_0|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[13]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(13));

-- Location: LCCOMB_X57_Y33_N10
\u0|nios2_gen2_0|cpu|Add1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~24_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(13) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(13),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~24_combout\);

-- Location: LCCOMB_X56_Y30_N18
\u0|nios2_gen2_0|cpu|W_alu_result[13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[13]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[13]~12_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~46_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[13]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[13]~4_combout\);

-- Location: FF_X56_Y30_N19
\u0|nios2_gen2_0|cpu|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[13]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(13));

-- Location: LCCOMB_X57_Y32_N22
\u0|mm_interconnect_0|router|Equal2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~3_combout\ = (\u0|mm_interconnect_0|router|Equal2~1_combout\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(7) & \u0|nios2_gen2_0|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|router|Equal2~3_combout\);

-- Location: LCCOMB_X59_Y35_N14
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & \u0|nios2_gen2_0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~q\,
	datad => \u0|nios2_gen2_0|cpu|d_read~q\,
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X57_Y35_N26
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|router|Equal2~3_combout\ & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ & 
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal2~3_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X57_Y35_N10
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X57_Y35_N28
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\) # ((\u0|timer_0|period_l_wr_strobe~4_combout\ & 
-- (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ & \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	datab => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X57_Y35_N29
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X57_Y35_N6
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\) # (\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X57_Y35_N7
\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X57_Y35_N0
\u0|timer_0|period_l_wr_strobe~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~3_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(13) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(8) & !\u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	datad => \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|timer_0|period_l_wr_strobe~3_combout\);

-- Location: LCCOMB_X58_Y33_N4
\u0|mm_interconnect_0|router|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(11) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(10) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(9) & \u0|nios2_gen2_0|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(11),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(10),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(9),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(12),
	combout => \u0|mm_interconnect_0|router|Equal2~0_combout\);

-- Location: LCCOMB_X51_Y32_N0
\u0|mm_interconnect_0|router|Equal2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~2_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(5) & !\u0|nios2_gen2_0|cpu|W_alu_result\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	combout => \u0|mm_interconnect_0|router|Equal2~2_combout\);

-- Location: LCCOMB_X57_Y35_N18
\u0|timer_0|period_l_wr_strobe~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|period_l_wr_strobe~4_combout\ = (\u0|mm_interconnect_0|router|Equal1~0_combout\ & (\u0|timer_0|period_l_wr_strobe~3_combout\ & (\u0|mm_interconnect_0|router|Equal2~0_combout\ & \u0|mm_interconnect_0|router|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datab => \u0|timer_0|period_l_wr_strobe~3_combout\,
	datac => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	combout => \u0|timer_0|period_l_wr_strobe~4_combout\);

-- Location: LCCOMB_X57_Y35_N8
\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ = (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\ & \u0|timer_0|period_l_wr_strobe~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\,
	datab => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X57_Y35_N20
\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & \u0|timer_0|period_l_wr_strobe~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datad => \u0|timer_0|period_l_wr_strobe~4_combout\,
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X57_Y35_N21
\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X51_Y32_N31
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X47_Y36_N10
\u0|timer_0|read_mux_out[12]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[12]~28_combout\ = (\u0|timer_0|Equal6~1_combout\ & (((\u0|timer_0|period_h_register\(12) & \u0|timer_0|Equal6~0_combout\)) # (!\u0|timer_0|period_l_register\(12)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (((\u0|timer_0|period_h_register\(12) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_l_register\(12),
	datac => \u0|timer_0|period_h_register\(12),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[12]~28_combout\);

-- Location: FF_X46_Y36_N27
\u0|timer_0|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(28),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(28));

-- Location: LCCOMB_X46_Y36_N14
\u0|timer_0|counter_snapshot[12]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[12]~13_combout\ = !\u0|timer_0|internal_counter\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(12),
	combout => \u0|timer_0|counter_snapshot[12]~13_combout\);

-- Location: FF_X46_Y36_N15
\u0|timer_0|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[12]~13_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(12));

-- Location: LCCOMB_X51_Y36_N18
\u0|timer_0|read_mux_out~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~29_combout\ = (\u0|timer_0|counter_snapshot\(12) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(12),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~29_combout\);

-- Location: LCCOMB_X50_Y36_N12
\u0|timer_0|read_mux_out[12]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[12]~30_combout\ = (\u0|timer_0|read_mux_out[12]~28_combout\) # ((\u0|timer_0|read_mux_out~29_combout\) # ((\u0|timer_0|counter_snapshot\(28) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[12]~28_combout\,
	datab => \u0|timer_0|counter_snapshot\(28),
	datac => \u0|timer_0|Equal6~2_combout\,
	datad => \u0|timer_0|read_mux_out~29_combout\,
	combout => \u0|timer_0|read_mux_out[12]~30_combout\);

-- Location: FF_X50_Y36_N13
\u0|timer_0|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[12]~30_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(12));

-- Location: LCCOMB_X50_Y36_N16
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\ = \u0|timer_0|readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(12),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: FF_X50_Y36_N17
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X51_Y32_N30
\u0|mm_interconnect_0|rsp_mux|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(12),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\);

-- Location: M9K_X33_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D800000000000070000000000000000000000000000000083CD74800480008010A212F005020008080000005B9048039554B177556AC20F6CA5FFE4040415882010018824A9D2062092E400620893C80172E11F6E203853F103FFE562162B4AEF90001024415D388035942AAFBCF53F6F6E835E6AE4B512E11680A100D5035083969F21FBE4EFFEF937FFA62CFFBF2",
	mem_init0 => X"44481441601D80FB3A4120E043C07ED16ACC972B5658EF657F0C102FCCAEC17C838086101F875AA19150334C01EBE4180BE10AB545BB7704A21A328000B07C0F35BBDA010CE6F09BC8F96E017C0603DF7F680193FE8EFE2853A645B581002F90020E082F9502FFC000BB5BE91100C02222201C00888880F808888807C0311107803C90A043EA840E18FA2212806FB0A80E00001B172DB2EAB0E28716B542492FFEE32A06878503401950640078282B0480105891048792000640809009310004800022A1200008A84800022C4C4C4D00C401111422E7339BDE10A34788000210847880001031C71820D318E21B054007BE203AD711867DF0B0002F783E020000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y30_N10
\u0|mm_interconnect_0|rsp_mux|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\);

-- Location: LCCOMB_X54_Y30_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\);

-- Location: LCCOMB_X56_Y29_N8
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\);

-- Location: FF_X56_Y29_N9
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4));

-- Location: FF_X49_Y27_N5
\u0|opencores_i2c_0|i2c_master_top_inst|ctr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~7_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(4));

-- Location: LCCOMB_X51_Y24_N20
\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(39))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & 
-- ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & ((\u0|opencores_i2c_0|i2c_master_top_inst|ctr\(4)))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(4),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(4),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~2_combout\);

-- Location: LCCOMB_X51_Y24_N16
\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~3_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~2_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(4)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~2_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(12))))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~2_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(12),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(4),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~3_combout\);

-- Location: LCCOMB_X50_Y27_N30
\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(40) & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) $ (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~0_combout\);

-- Location: LCCOMB_X50_Y27_N22
\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~1_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & (\u0|opencores_i2c_0|i2c_master_top_inst|cr\(4))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & ((\u0|opencores_i2c_0|i2c_master_top_inst|txr\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(4),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(4),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~1_combout\);

-- Location: LCCOMB_X50_Y27_N24
\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~1_combout\) # ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~3_combout\ & !\u0|mm_interconnect_0|cmd_mux_001|src_data\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~3_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~4_combout\);

-- Location: FF_X50_Y27_N25
\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(4));

-- Location: FF_X50_Y28_N29
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X50_Y28_N22
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~22_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(4))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(4),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~22_combout\);

-- Location: M9K_X73_Y24_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C800000000000030000000000000000000000000000000055C57D5FFB55727DFBE56F0B7ACDFFF2F5D22C8FB9ABF5FB97FCFFE7DC7AED7FFFFFFDEAFAFAEAB5CDEB85AEAAB57576BAAAEAE16BAEFBD5F5BB75D9AED7B67FF6BFDEF7ED7F4B2BFFABCCEBE5AF325B5F45A54AEE3511BFE3EA87DC7B8B0528EF64BF56BC2A54AF5FF69F57FFFFEF7DFFF7BEEEFDF7B75",
	mem_init0 => X"F4A1AC2AD7B3D7EDD714F737BBB531ABF23370DF91A33FF574F3E7ABFEAEBFFEAC7BB9DBFB7CFC8EF5ABD6A97FAFF4FBFFF561F91FC89FF02ECD607F3C2FCBF2D17BA0FF20D2F6BFE9FD153FFEA97FB55E83C1CDE9FFF976A1FBF7C65A683FD539D9E7D96EE1DEA3C07B5FFFFFFF77FDDDDFEF7FF7777F3EFF7777F9F7EEEEF9BDC3060DADF27BE4F77C9DE77FFF5F826C14C7BB77867EF46FDFDE9CC2617FF1D1CFED853FF6C285DF683C2F7F741EDBEECFE16A8A78000009535E6032B6BE907ED748C41FB5D23107ED74889898980ADAFAAAAA50908844236B2288D5EC6318C67B5E49EBCC38A6D7088715615FF7DFBAD7FAF7FBBEBDFB5FFFFE9837FFFE07",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y32_N14
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~11_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~11_combout\);

-- Location: LCCOMB_X45_Y34_N0
\u0|timer_0|counter_snapshot[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[4]~6_combout\ = !\u0|timer_0|internal_counter\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(4),
	combout => \u0|timer_0|counter_snapshot[4]~6_combout\);

-- Location: FF_X45_Y34_N1
\u0|timer_0|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[4]~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(4));

-- Location: LCCOMB_X45_Y34_N26
\u0|timer_0|read_mux_out~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~14_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & \u0|timer_0|counter_snapshot\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|timer_0|counter_snapshot\(4),
	combout => \u0|timer_0|read_mux_out~14_combout\);

-- Location: LCCOMB_X45_Y34_N20
\u0|timer_0|counter_snapshot[20]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[20]~7_combout\ = !\u0|timer_0|internal_counter\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(20),
	combout => \u0|timer_0|counter_snapshot[20]~7_combout\);

-- Location: FF_X45_Y34_N21
\u0|timer_0|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[20]~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(20));

-- Location: LCCOMB_X46_Y34_N4
\u0|timer_0|read_mux_out[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[4]~13_combout\ = (\u0|timer_0|period_h_register\(4) & (!\u0|timer_0|period_l_register\(4) & (\u0|timer_0|Equal6~1_combout\))) # (!\u0|timer_0|period_h_register\(4) & ((\u0|timer_0|Equal6~0_combout\) # 
-- ((!\u0|timer_0|period_l_register\(4) & \u0|timer_0|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_h_register\(4),
	datab => \u0|timer_0|period_l_register\(4),
	datac => \u0|timer_0|Equal6~1_combout\,
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[4]~13_combout\);

-- Location: LCCOMB_X45_Y34_N18
\u0|timer_0|read_mux_out[4]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[4]~15_combout\ = (\u0|timer_0|read_mux_out~14_combout\) # ((\u0|timer_0|read_mux_out[4]~13_combout\) # ((\u0|timer_0|counter_snapshot\(20) & \u0|timer_0|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~14_combout\,
	datab => \u0|timer_0|counter_snapshot\(20),
	datac => \u0|timer_0|Equal6~2_combout\,
	datad => \u0|timer_0|read_mux_out[4]~13_combout\,
	combout => \u0|timer_0|read_mux_out[4]~15_combout\);

-- Location: FF_X45_Y34_N19
\u0|timer_0|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[4]~15_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(4));

-- Location: FF_X52_Y32_N11
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X52_Y32_N28
\u0|jtag_uart_0|av_readdata[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[4]~5_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~q\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4),
	combout => \u0|jtag_uart_0|av_readdata[4]~5_combout\);

-- Location: FF_X52_Y32_N29
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[4]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X52_Y32_N10
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) 
-- & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21_combout\);

-- Location: LCCOMB_X52_Y32_N22
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~22_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~22_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23_combout\);

-- Location: LCCOMB_X57_Y32_N12
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~34_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23_combout\))))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(4),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~34_combout\);

-- Location: FF_X57_Y32_N13
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~34_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X57_Y32_N14
\u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & 
-- (!\u0|nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(4),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9_combout\);

-- Location: LCCOMB_X50_Y32_N28
\u0|nios2_gen2_0|cpu|E_st_data[11]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[11]~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[11]~3_combout\);

-- Location: FF_X50_Y32_N29
\u0|nios2_gen2_0|cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[11]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(11));

-- Location: LCCOMB_X41_Y32_N22
\u0|mm_interconnect_0|cmd_mux_003|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\);

-- Location: M9K_X33_Y33_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030800000000000000000000000000000FFFFFFFF0000000083F87CE03F94C9A9062012F17D1B03879CD3FFFECB99AC7B9176BD76516C43376CA5F3A67676338C4899818CA2ADF326369AE660632AFBCC655AE55DEE31B077F18DD9C5E33E2BCFEF98F498C4635978C770172BABBFD73DE9EE9B57EBFDF0F761EEFFD18C85AB54CD96FF3205DB4CE776E443AA34086FD",
	mem_init0 => X"F0A1B4CF57EDD012EB1CD8B7D9E70E3A37B7C7919FAFD08000EB76843040763F37FE3FCB657E8DEE0ECAEDAF7751FDF3B1F9AD19F8CF68BCA9C6E35B348EB7BD064058ECD92C1723F1BF5A3A3F13004A216B4168160006D8A05DB0DF7B4807F3441A10588B0B214340C0000682BBA143EEF0F2070BBBC7C442BFB83E215FFF1E3FDE962FEEF8802AE7BE20257F90AF2B61FFFEC8603B8C06DF357C8467AFB4962E0E8F493C5FA487D47C9A27457E769BE0FC79110D3FB2ED2840C73009318D37FFEFEBAD3FFBFAAB7FFEFEBDD6F7F5B1C631155422F7ABD7BF19A3C7CC652B5AD6F8C7ED98C51E3E31E203C71B04119F1E31FAF6F28A1DE8CFF0017209FD0106",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X56_Y31_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\);

-- Location: FF_X49_Y38_N27
\u0|timer_0|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(11));

-- Location: LCCOMB_X49_Y38_N26
\u0|timer_0|read_mux_out~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~32_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|timer_0|counter_snapshot\(11) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|counter_snapshot\(11),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~32_combout\);

-- Location: LCCOMB_X47_Y34_N12
\u0|timer_0|read_mux_out[11]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[11]~31_combout\ = (\u0|timer_0|period_l_register\(11) & ((\u0|timer_0|Equal6~1_combout\) # ((\u0|timer_0|period_h_register\(11) & \u0|timer_0|Equal6~0_combout\)))) # (!\u0|timer_0|period_l_register\(11) & 
-- (((\u0|timer_0|period_h_register\(11) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(11),
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_h_register\(11),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[11]~31_combout\);

-- Location: LCCOMB_X49_Y38_N28
\u0|timer_0|counter_snapshot[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[27]~feeder_combout\ = \u0|timer_0|internal_counter\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(27),
	combout => \u0|timer_0|counter_snapshot[27]~feeder_combout\);

-- Location: FF_X49_Y38_N29
\u0|timer_0|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[27]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(27));

-- Location: LCCOMB_X49_Y38_N8
\u0|timer_0|read_mux_out[11]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[11]~33_combout\ = (\u0|timer_0|read_mux_out~32_combout\) # ((\u0|timer_0|read_mux_out[11]~31_combout\) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|counter_snapshot\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~32_combout\,
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|read_mux_out[11]~31_combout\,
	datad => \u0|timer_0|counter_snapshot\(27),
	combout => \u0|timer_0|read_mux_out[11]~33_combout\);

-- Location: FF_X49_Y38_N9
\u0|timer_0|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[11]~33_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(11));

-- Location: FF_X59_Y31_N29
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(11),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X45_Y31_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\);

-- Location: FF_X45_Y31_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(11));

-- Location: FF_X52_Y31_N17
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X59_Y31_N28
\u0|mm_interconnect_0|rsp_mux|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(11),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\);

-- Location: LCCOMB_X59_Y31_N22
\u0|mm_interconnect_0|rsp_mux|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\);

-- Location: LCCOMB_X56_Y29_N22
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\);

-- Location: FF_X56_Y29_N23
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3));

-- Location: LCCOMB_X50_Y27_N4
\u0|opencores_i2c_0|i2c_master_top_inst|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & (\u0|opencores_i2c_0|i2c_master_top_inst|cr\(3))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|txr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(3),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(3),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~0_combout\);

-- Location: FF_X49_Y27_N9
\u0|opencores_i2c_0|i2c_master_top_inst|ctr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~4_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(3));

-- Location: LCCOMB_X52_Y25_N28
\u0|opencores_i2c_0|i2c_master_top_inst|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39))))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & 
-- ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & ((\u0|opencores_i2c_0|i2c_master_top_inst|ctr\(3)))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(3),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~1_combout\);

-- Location: LCCOMB_X52_Y25_N14
\u0|opencores_i2c_0|i2c_master_top_inst|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux4~1_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(3))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux4~1_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(11)))))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (((\u0|opencores_i2c_0|i2c_master_top_inst|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(3),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(11),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~1_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~2_combout\);

-- Location: LCCOMB_X50_Y27_N10
\u0|opencores_i2c_0|i2c_master_top_inst|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux4~0_combout\) # ((!\u0|mm_interconnect_0|cmd_mux_001|src_data\(40) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~2_combout\)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~0_combout\ & (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(40) & ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~3_combout\);

-- Location: FF_X50_Y27_N11
\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|Mux4~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(3));

-- Location: FF_X50_Y28_N9
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X45_Y31_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(3))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X45_Y31_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X47_Y31_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~1_combout\ = !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~1_combout\);

-- Location: LCCOMB_X49_Y31_N12
\u0|mm_interconnect_0|cmd_mux_002|src_data[40]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|F_pc\(2) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (((\u0|nios2_gen2_0|cpu|F_pc\(2) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(40));

-- Location: FF_X49_Y31_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X49_Y31_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(2) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(4) & (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(3) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(2),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(4),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X44_Y31_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X47_Y31_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(3));

-- Location: LCCOMB_X44_Y31_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X44_Y31_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(3),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\);

-- Location: LCCOMB_X41_Y28_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\);

-- Location: FF_X41_Y28_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(3));

-- Location: FF_X50_Y28_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X50_Y28_N18
\u0|mm_interconnect_0|rsp_mux|src_data[3]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[3]~17_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3)) # 
-- ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(3) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(3) & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(3),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[3]~17_combout\);

-- Location: LCCOMB_X55_Y35_N12
\u0|mm_interconnect_0|router|Equal6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal6~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (\u0|nios2_gen2_0|cpu|W_alu_result\(7) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(8) & !\u0|nios2_gen2_0|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|router|Equal6~0_combout\);

-- Location: LCCOMB_X55_Y35_N14
\u0|mm_interconnect_0|router|Equal6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal6~1_combout\ = (\u0|mm_interconnect_0|router|Equal6~0_combout\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(13) & (\u0|mm_interconnect_0|router|Equal1~0_combout\ & \u0|mm_interconnect_0|router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal6~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datac => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal6~1_combout\);

-- Location: LCCOMB_X60_Y36_N2
\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\ = (\u0|pio_2|always0~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (!\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) & !\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|always0~0_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X60_Y36_N3
\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X60_Y36_N28
\u0|mm_interconnect_0|pio_2_s1_translator|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1) $ (\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|pio_2_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X60_Y36_N24
\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1_combout\ = (\u0|pio_2|always0~0_combout\ & (\u0|mm_interconnect_0|pio_2_s1_translator|Add0~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- !\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|always0~0_combout\,
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|Add0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X60_Y36_N25
\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X60_Y36_N0
\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\ = (!\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) $ (((\u0|pio_2|always0~0_combout\ & 
-- \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|always0~0_combout\,
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\,
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X60_Y36_N8
\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (\u0|pio_2|always0~0_combout\ & \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \u0|pio_2|always0~0_combout\,
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X60_Y36_N9
\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X60_Y36_N14
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0),
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X60_Y36_N22
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~2_combout\) # ((\u0|pio_2|always0~0_combout\ & (\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\ 
-- & \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|always0~0_combout\,
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X60_Y36_N23
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X60_Y36_N18
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|router|Equal6~1_combout\ & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & 
-- \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal6~1_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X60_Y36_N6
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\) # (\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X60_Y36_N7
\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X61_Y35_N0
\u0|pio_2|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|always0~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|router|Equal6~1_combout\ & !\u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|router|Equal6~1_combout\,
	datac => \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|pio_2|always0~0_combout\);

-- Location: LCCOMB_X61_Y36_N26
\u0|pio_0|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~1_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|timer_0|period_l_wr_strobe~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|timer_0|period_l_wr_strobe~2_combout\,
	combout => \u0|pio_0|always0~1_combout\);

-- Location: LCCOMB_X60_Y36_N20
\u0|pio_2|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|always0~1_combout\ = (\u0|pio_2|always0~0_combout\ & (!\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1) & \u0|pio_0|always0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|always0~0_combout\,
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datad => \u0|pio_0|always0~1_combout\,
	combout => \u0|pio_2|always0~1_combout\);

-- Location: FF_X67_Y39_N17
\u0|pio_2|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_2|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|data_out\(3));

-- Location: LCCOMB_X61_Y33_N10
\u0|pio_2|readdata[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|readdata\(3) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|pio_2|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|pio_2|data_out\(3),
	combout => \u0|pio_2|readdata\(3));

-- Location: FF_X61_Y33_N11
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_2|readdata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X60_Y35_N2
\u0|mm_interconnect_0|pio_1_s1_translator|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) $ (\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X55_Y35_N16
\u0|mm_interconnect_0|router|Equal8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal8~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (\u0|nios2_gen2_0|cpu|W_alu_result\(7) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(13) & !\u0|nios2_gen2_0|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	combout => \u0|mm_interconnect_0|router|Equal8~0_combout\);

-- Location: LCCOMB_X55_Y35_N26
\u0|mm_interconnect_0|router|Equal8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal8~1_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(5) & (\u0|mm_interconnect_0|router|Equal8~0_combout\ & (\u0|mm_interconnect_0|router|Equal1~0_combout\ & \u0|mm_interconnect_0|router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \u0|mm_interconnect_0|router|Equal8~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal8~1_combout\);

-- Location: LCCOMB_X60_Y35_N6
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X60_Y35_N28
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~2_combout\) # ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ & 
-- \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X60_Y35_N29
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X60_Y35_N0
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|router|Equal8~1_combout\ & (\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|router|Equal8~1_combout\,
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X60_Y35_N26
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\) # (\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0),
	datab => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X60_Y35_N27
\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X60_Y35_N12
\u0|pio_1|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|always0~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|router|Equal8~1_combout\ & !\u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|router|Equal8~1_combout\,
	datac => \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|pio_1|always0~0_combout\);

-- Location: LCCOMB_X60_Y35_N30
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1_combout\ = (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|mm_interconnect_0|pio_1_s1_translator|Add0~0_combout\ & 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & \u0|pio_1|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|Add0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datad => \u0|pio_1|always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X60_Y35_N31
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X60_Y35_N22
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]~0_combout\ = (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\ & \u0|pio_1|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\,
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datad => \u0|pio_1|always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X60_Y35_N24
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\ = (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & \u0|pio_1|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datad => \u0|pio_1|always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X60_Y35_N25
\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X60_Y35_N18
\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~2_combout\ = (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & (\u0|pio_1|always0~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\ $ 
-- (\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\,
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datad => \u0|pio_1|always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X59_Y35_N18
\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~3_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|d_read~q\ & \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X59_Y35_N19
\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X60_Y35_N10
\u0|pio_1|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|always0~1_combout\ = (\u0|pio_1|always0~0_combout\ & (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & \u0|pio_0|always0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_1|always0~0_combout\,
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datad => \u0|pio_0|always0~1_combout\,
	combout => \u0|pio_1|always0~1_combout\);

-- Location: FF_X67_Y39_N31
\u0|pio_1|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|data_out\(3));

-- Location: LCCOMB_X61_Y33_N20
\u0|pio_1|readdata[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|readdata\(3) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|pio_1|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|pio_1|data_out\(3),
	combout => \u0|pio_1|readdata\(3));

-- Location: FF_X61_Y33_N21
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_1|readdata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X61_Y33_N30
\u0|mm_interconnect_0|rsp_mux|src_data[3]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[3]~20_combout\ = (\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(3) & ((\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(3))))) # (!\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(3) & 
-- (\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(3),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(3),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[3]~20_combout\);

-- Location: LCCOMB_X61_Y32_N10
\u0|jtag_uart_0|av_readdata[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[3]~4_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart_0|read_0~q\,
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3),
	combout => \u0|jtag_uart_0|av_readdata[3]~4_combout\);

-- Location: FF_X61_Y32_N11
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[3]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X61_Y36_N0
\u0|pio_0|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|router|Equal8~1_combout\ & !\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|mm_interconnect_0|router|Equal8~1_combout\,
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|pio_0|always0~0_combout\);

-- Location: LCCOMB_X60_Y36_N26
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & (\u0|pio_0|always0~0_combout\ & 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datab => \u0|pio_0|always0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X60_Y36_N27
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X60_Y36_N12
\u0|mm_interconnect_0|pio_0_s1_translator|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) $ (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X60_Y36_N16
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|Add0~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & (\u0|pio_0|always0~0_combout\ & 
-- !\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|Add0~0_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \u0|pio_0|always0~0_combout\,
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X60_Y36_N17
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X60_Y36_N30
\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ = (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) $ (((\u0|pio_0|always0~0_combout\ & 
-- \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datac => \u0|pio_0|always0~0_combout\,
	datad => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X60_Y35_N14
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|router|Equal8~1_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|router|Equal8~1_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X60_Y35_N4
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X60_Y35_N20
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\) # ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ & 
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X60_Y35_N21
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X60_Y35_N8
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\) # (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X60_Y35_N9
\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X60_Y35_N16
\u0|mm_interconnect_0|cmd_demux|sink_ready~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- \u0|mm_interconnect_0|router|Equal8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal8~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\);

-- Location: LCCOMB_X59_Y35_N16
\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~2_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|d_read~q\ & \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	combout => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X59_Y35_N17
\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X60_Y36_N4
\u0|pio_0|always0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|always0~2_combout\ = (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) & (\u0|pio_0|always0~0_combout\ & \u0|pio_0|always0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datac => \u0|pio_0|always0~0_combout\,
	datad => \u0|pio_0|always0~1_combout\,
	combout => \u0|pio_0|always0~2_combout\);

-- Location: FF_X67_Y36_N23
\u0|pio_0|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(3));

-- Location: LCCOMB_X61_Y32_N20
\u0|pio_0|readdata[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(3) = (\u0|pio_0|data_out\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_0|readdata\(3));

-- Location: FF_X61_Y32_N21
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X61_Y32_N14
\u0|mm_interconnect_0|rsp_mux|src_data[3]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[3]~19_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3) & 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[3]~19_combout\);

-- Location: LCCOMB_X61_Y35_N16
\u0|mm_interconnect_0|pio_3_s1_translator|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_3_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(0) $ (\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|pio_3_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X61_Y35_N4
\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter~1_combout\ = (\u0|pio_3|always0~0_combout\ & (\u0|mm_interconnect_0|pio_3_s1_translator|Add0~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- !\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_3|always0~0_combout\,
	datab => \u0|mm_interconnect_0|pio_3_s1_translator|Add0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datad => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X61_Y35_N5
\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X61_Y35_N28
\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter[1]~0_combout\ = (!\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(0) $ (((\u0|pio_3|always0~0_combout\ & 
-- \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(0),
	datab => \u0|pio_3|always0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\,
	combout => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X61_Y35_N14
\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ & (\u0|mm_interconnect_0|router|Equal6~1_combout\ & 
-- \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal6~1_combout\,
	datad => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X57_Y35_N24
\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X57_Y35_N2
\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[0]~2_combout\) # ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ & 
-- \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X57_Y35_N3
\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X57_Y35_N16
\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[1]~0_combout\) # (\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X57_Y35_N17
\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X61_Y35_N2
\u0|pio_3|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_3|always0~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|router|Equal6~1_combout\ & !\u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|mm_interconnect_0|router|Equal6~1_combout\,
	datad => \u0|mm_interconnect_0|pio_3_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|pio_3|always0~0_combout\);

-- Location: LCCOMB_X61_Y35_N22
\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & (\u0|pio_3|always0~0_combout\ & 
-- (!\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(0) & !\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datab => \u0|pio_3|always0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X61_Y35_N23
\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X61_Y35_N24
\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~2_combout\ = (\u0|pio_3|always0~0_combout\ & (!\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(0) $ 
-- (\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(0),
	datab => \u0|pio_3|always0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\,
	combout => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X59_Y35_N20
\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~3_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~2_combout\ & \u0|nios2_gen2_0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|d_read~q\,
	combout => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X59_Y35_N21
\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X45_Y35_N22
\u0|timer_0|counter_snapshot[19]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[19]~4_combout\ = !\u0|timer_0|internal_counter\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(19),
	combout => \u0|timer_0|counter_snapshot[19]~4_combout\);

-- Location: FF_X45_Y35_N23
\u0|timer_0|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[19]~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(19));

-- Location: LCCOMB_X45_Y35_N30
\u0|timer_0|Equal6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~3_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|nios2_gen2_0|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \u0|timer_0|Equal6~3_combout\);

-- Location: LCCOMB_X45_Y35_N16
\u0|timer_0|counter_snapshot[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[3]~5_combout\ = !\u0|timer_0|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(3),
	combout => \u0|timer_0|counter_snapshot[3]~5_combout\);

-- Location: FF_X45_Y35_N17
\u0|timer_0|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[3]~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(3));

-- Location: LCCOMB_X45_Y35_N10
\u0|timer_0|read_mux_out[3]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[3]~9_combout\ = (\u0|timer_0|counter_snapshot\(19) & ((\u0|timer_0|Equal6~2_combout\) # ((\u0|timer_0|Equal6~3_combout\ & \u0|timer_0|counter_snapshot\(3))))) # (!\u0|timer_0|counter_snapshot\(19) & 
-- (((\u0|timer_0|Equal6~3_combout\ & \u0|timer_0|counter_snapshot\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(19),
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|Equal6~3_combout\,
	datad => \u0|timer_0|counter_snapshot\(3),
	combout => \u0|timer_0|read_mux_out[3]~9_combout\);

-- Location: LCCOMB_X47_Y35_N16
\u0|timer_0|control_register[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|control_register[3]~feeder_combout\ = \u0|nios2_gen2_0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	combout => \u0|timer_0|control_register[3]~feeder_combout\);

-- Location: FF_X47_Y35_N17
\u0|timer_0|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|control_register[3]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(3));

-- Location: LCCOMB_X47_Y34_N26
\u0|timer_0|read_mux_out[3]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[3]~8_combout\ = (\u0|timer_0|Equal6~0_combout\ & (((\u0|timer_0|Equal6~1_combout\ & !\u0|timer_0|period_l_register\(3))) # (!\u0|timer_0|period_h_register\(3)))) # (!\u0|timer_0|Equal6~0_combout\ & (\u0|timer_0|Equal6~1_combout\ & 
-- (!\u0|timer_0|period_l_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~0_combout\,
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_l_register\(3),
	datad => \u0|timer_0|period_h_register\(3),
	combout => \u0|timer_0|read_mux_out[3]~8_combout\);

-- Location: LCCOMB_X49_Y35_N12
\u0|timer_0|Equal6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~5_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|Equal6~5_combout\);

-- Location: LCCOMB_X49_Y35_N2
\u0|timer_0|read_mux_out[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(3) = (\u0|timer_0|read_mux_out[3]~9_combout\) # ((\u0|timer_0|read_mux_out[3]~8_combout\) # ((\u0|timer_0|control_register\(3) & \u0|timer_0|Equal6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[3]~9_combout\,
	datab => \u0|timer_0|control_register\(3),
	datac => \u0|timer_0|read_mux_out[3]~8_combout\,
	datad => \u0|timer_0|Equal6~5_combout\,
	combout => \u0|timer_0|read_mux_out\(3));

-- Location: FF_X49_Y35_N3
\u0|timer_0|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(3));

-- Location: FF_X62_Y35_N29
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X61_Y35_N8
\u0|pio_3|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_3|always0~1_combout\ = (!\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(1) & (\u0|pio_0|always0~1_combout\ & \u0|pio_3|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|pio_3_s1_translator|wait_latency_counter\(1),
	datac => \u0|pio_0|always0~1_combout\,
	datad => \u0|pio_3|always0~0_combout\,
	combout => \u0|pio_3|always0~1_combout\);

-- Location: FF_X62_Y35_N23
\u0|pio_3|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_3|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_3|data_out\(3));

-- Location: LCCOMB_X62_Y35_N6
\u0|pio_3|readdata[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_3|readdata\(3) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|pio_3|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|pio_3|data_out\(3),
	combout => \u0|pio_3|readdata\(3));

-- Location: FF_X62_Y35_N7
\u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_3|readdata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X62_Y35_N28
\u0|mm_interconnect_0|rsp_mux|src_data[3]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[3]~18_combout\ = (\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(3)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3))))) # (!\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(3),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[3]~18_combout\);

-- Location: LCCOMB_X52_Y36_N0
\u0|mm_interconnect_0|router|Equal4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal4~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(7) & (\u0|mm_interconnect_0|router|Equal2~1_combout\ & \u0|nios2_gen2_0|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datac => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|router|Equal4~0_combout\);

-- Location: LCCOMB_X61_Y35_N20
\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ & (\u0|mm_interconnect_0|router|Equal4~0_combout\ & 
-- \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal4~0_combout\,
	datad => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X60_Y32_N0
\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X61_Y35_N18
\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~2_combout\ = (!\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1) & (\u0|pio_4|always0~0_combout\ & (\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0) $ 
-- (\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\,
	datac => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1),
	datad => \u0|pio_4|always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X60_Y32_N6
\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[0]~2_combout\) # ((\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ & 
-- \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	datab => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	datad => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X60_Y32_N7
\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X60_Y32_N24
\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[1]~0_combout\) # (\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X60_Y32_N25
\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X61_Y36_N20
\u0|pio_4|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_4|always0~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|router|Equal4~0_combout\ & !\u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|mm_interconnect_0|router|Equal4~0_combout\,
	datad => \u0|mm_interconnect_0|pio_4_s1_agent_rsp_fifo|mem_used\(1),
	combout => \u0|pio_4|always0~0_combout\);

-- Location: LCCOMB_X61_Y35_N10
\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[1]~0_combout\ = (!\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\ & \u0|pio_4|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\,
	datac => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1),
	datad => \u0|pio_4|always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X61_Y35_N12
\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~2_combout\ = (!\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (!\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0) & \u0|pio_4|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0),
	datad => \u0|pio_4|always0~0_combout\,
	combout => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X61_Y35_N13
\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X61_Y35_N30
\u0|mm_interconnect_0|pio_4_s1_translator|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_4_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1) $ (\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|pio_4_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X61_Y35_N26
\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~1_combout\ = (\u0|mm_interconnect_0|pio_4_s1_translator|Add0~0_combout\ & (\u0|pio_4|always0~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- !\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_translator|Add0~0_combout\,
	datab => \u0|pio_4|always0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datad => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X61_Y35_N27
\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X61_Y35_N6
\u0|pio_4|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_4|always0~1_combout\ = (!\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1) & (\u0|pio_4|always0~0_combout\ & (\u0|pio_0|always0~1_combout\ & !\u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(1),
	datab => \u0|pio_4|always0~0_combout\,
	datac => \u0|pio_0|always0~1_combout\,
	datad => \u0|mm_interconnect_0|pio_4_s1_translator|wait_latency_counter\(0),
	combout => \u0|pio_4|always0~1_combout\);

-- Location: FF_X67_Y36_N9
\u0|pio_4|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_4|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_4|data_out\(3));

-- Location: LCCOMB_X61_Y32_N0
\u0|pio_4|readdata[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_4|readdata\(3) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|pio_4|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|pio_4|data_out\(3),
	combout => \u0|pio_4|readdata\(3));

-- Location: FF_X61_Y32_N1
\u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_4|readdata\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X61_Y32_N26
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\ = (\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(3)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_data[3]~8_combout\)))) # (!\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ 
-- & \u0|mm_interconnect_0|rsp_mux|src_data[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(3),
	datac => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[3]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\);

-- Location: LCCOMB_X61_Y32_N28
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[3]~20_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[3]~19_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[3]~18_combout\) # 
-- (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[3]~20_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[3]~19_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[3]~18_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\);

-- Location: LCCOMB_X58_Y32_N26
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~20_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & 
-- (((\u0|mm_interconnect_0|rsp_mux|src_data[3]~17_combout\) # (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(3),
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[3]~17_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~20_combout\);

-- Location: FF_X58_Y32_N27
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3));

-- Location: LCCOMB_X52_Y30_N0
\u0|nios2_gen2_0|cpu|Equal136~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal136~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(10) & !\u0|nios2_gen2_0|cpu|D_iw\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(10),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(9),
	combout => \u0|nios2_gen2_0|cpu|Equal136~0_combout\);

-- Location: LCCOMB_X52_Y30_N10
\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(8)) # (((\u0|nios2_gen2_0|cpu|D_iw\(6) & \u0|nios2_gen2_0|cpu|D_iw\(7))) # (!\u0|nios2_gen2_0|cpu|Equal136~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|Equal136~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\);

-- Location: FF_X47_Y35_N19
\u0|timer_0|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(0));

-- Location: LCCOMB_X57_Y36_N30
\u0|nios2_gen2_0|cpu|D_op_wrctl\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\ = (\u0|nios2_gen2_0|cpu|Equal62~3_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\);

-- Location: FF_X57_Y36_N31
\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_op_wrctl~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X52_Y30_N18
\u0|nios2_gen2_0|cpu|Equal135~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal135~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(6) & (\u0|nios2_gen2_0|cpu|D_iw\(7) & (!\u0|nios2_gen2_0|cpu|D_iw\(8) & \u0|nios2_gen2_0|cpu|Equal136~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|Equal136~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal135~0_combout\);

-- Location: LCCOMB_X52_Y34_N8
\u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & \u0|nios2_gen2_0|cpu|Equal135~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	datac => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datad => \u0|nios2_gen2_0|cpu|Equal135~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\);

-- Location: FF_X52_Y34_N3
\u0|nios2_gen2_0|cpu|W_ienable_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ienable_reg\(3));

-- Location: LCCOMB_X47_Y35_N0
\u0|timer_0|status_wr_strobe~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|status_wr_strobe~2_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|timer_0|period_l_wr_strobe~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|timer_0|period_l_wr_strobe~5_combout\,
	combout => \u0|timer_0|status_wr_strobe~2_combout\);

-- Location: LCCOMB_X47_Y35_N6
\u0|timer_0|delayed_unxcounter_is_zeroxx0~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|delayed_unxcounter_is_zeroxx0~feeder_combout\ = \u0|timer_0|Equal0~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|Equal0~10_combout\,
	combout => \u0|timer_0|delayed_unxcounter_is_zeroxx0~feeder_combout\);

-- Location: FF_X47_Y35_N7
\u0|timer_0|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|delayed_unxcounter_is_zeroxx0~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X47_Y35_N8
\u0|timer_0|timeout_occurred~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|timeout_occurred~0_combout\ = (!\u0|timer_0|status_wr_strobe~2_combout\ & ((\u0|timer_0|timeout_occurred~q\) # ((\u0|timer_0|Equal0~10_combout\ & !\u0|timer_0|delayed_unxcounter_is_zeroxx0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal0~10_combout\,
	datab => \u0|timer_0|status_wr_strobe~2_combout\,
	datac => \u0|timer_0|timeout_occurred~q\,
	datad => \u0|timer_0|delayed_unxcounter_is_zeroxx0~q\,
	combout => \u0|timer_0|timeout_occurred~0_combout\);

-- Location: FF_X47_Y35_N9
\u0|timer_0|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|timeout_occurred~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|timeout_occurred~q\);

-- Location: LCCOMB_X47_Y31_N22
\u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~1_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(3) & (\u0|timer_0|control_register\(0) & (\u0|nios2_gen2_0|cpu|W_ienable_reg\(3) & 
-- \u0|timer_0|timeout_occurred~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(3),
	datab => \u0|timer_0|control_register\(0),
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg\(3),
	datad => \u0|timer_0|timeout_occurred~q\,
	combout => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~1_combout\);

-- Location: FF_X47_Y31_N23
\u0|nios2_gen2_0|cpu|W_ipending_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ipending_reg\(3));

-- Location: LCCOMB_X52_Y30_N6
\u0|nios2_gen2_0|cpu|Equal136~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal136~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(6) & (!\u0|nios2_gen2_0|cpu|D_iw\(7) & (\u0|nios2_gen2_0|cpu|D_iw\(8) & \u0|nios2_gen2_0|cpu|Equal136~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|Equal136~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal136~1_combout\);

-- Location: LCCOMB_X52_Y34_N2
\u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8_combout\ = (\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (((\u0|nios2_gen2_0|cpu|W_ienable_reg\(3))))) # (!\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (\u0|nios2_gen2_0|cpu|W_ipending_reg\(3) & 
-- ((\u0|nios2_gen2_0|cpu|Equal136~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_ipending_reg\(3),
	datab => \u0|nios2_gen2_0|cpu|Equal135~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg\(3),
	datad => \u0|nios2_gen2_0|cpu|Equal136~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8_combout\);

-- Location: LCCOMB_X58_Y32_N4
\u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9_combout\ = (\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\ & \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9_combout\);

-- Location: FF_X58_Y32_N5
\u0|nios2_gen2_0|cpu|W_control_rd_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_control_rd_data\(3));

-- Location: LCCOMB_X58_Y32_N14
\u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\u0|nios2_gen2_0|cpu|W_control_rd_data\(3)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_control_rd_data\(3),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\);

-- Location: LCCOMB_X58_Y32_N16
\u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\ & 
-- !\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(3),
	datab => \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8_combout\);

-- Location: LCCOMB_X49_Y33_N8
\u0|nios2_gen2_0|cpu|E_st_data[10]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[10]~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))) # (!\u0|nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[10]~2_combout\);

-- Location: FF_X49_Y33_N9
\u0|nios2_gen2_0|cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[10]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(10));

-- Location: LCCOMB_X50_Y31_N14
\u0|mm_interconnect_0|cmd_mux_003|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(10) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\);

-- Location: M9K_X33_Y34_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003080000000000000000000000000000000000000FFFFFFFC09F87483C08008A02008107E05381C190803FFFC4790080BD157B35E73EC44066CA5D3B8040415880010031975E9D20461C7E400C65893C80152E31D6FC03865FE0189C57C1A2A44CFE0201004415D38A00512202E4A33B00404585DEA120549E90E8721020408408396BF206180208C000272A3264E27C",
	mem_init0 => X"011A12D3C80E001F2CEB6088443BAFD4000C0F60205C42524A1C00148A080000F1000604110601116A5005148050020000079A022000C10E90121EA000A0300D4C025800583431000C00E20000D6847E256024325E44D38B52801000A104800E6B46CB04B1602548258280C00100C6B2222F1C788C88B8F8BCC889C7C6B111E7803D9080420DB58A008377480781F08001FFFC0001F9F03A932BE5D23D82A207AFE012C08001631200904610008A0800001018110187DFE9B448811D4D31002C002C36BBC00B0DEEC002C36E65444644F801515086C623118E20A36788031AD6B5FF01361001065820C240CA1F1100075E4002DE10C355670F0F017609E0F102",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y30_N6
\u0|nios2_gen2_0|cpu|F_iw[10]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[10]~13_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[10]~13_combout\);

-- Location: LCCOMB_X46_Y32_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\);

-- Location: FF_X46_Y32_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(10));

-- Location: FF_X46_Y32_N19
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X52_Y30_N24
\u0|nios2_gen2_0|cpu|F_iw[10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[10]~14_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[10]~13_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[10]~13_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10),
	combout => \u0|nios2_gen2_0|cpu|F_iw[10]~14_combout\);

-- Location: FF_X52_Y30_N25
\u0|nios2_gen2_0|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[10]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(10));

-- Location: LCCOMB_X52_Y33_N4
\u0|nios2_gen2_0|cpu|E_src1[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[6]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(10),
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \u0|nios2_gen2_0|cpu|E_src1[6]~11_combout\);

-- Location: FF_X52_Y33_N5
\u0|nios2_gen2_0|cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[6]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(6));

-- Location: LCCOMB_X57_Y31_N20
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~18_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~32_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~18_combout\);

-- Location: FF_X57_Y31_N21
\u0|nios2_gen2_0|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(4));

-- Location: LCCOMB_X49_Y31_N16
\u0|mm_interconnect_0|cmd_mux_002|src_data[42]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) = (\u0|nios2_gen2_0|cpu|W_alu_result\(6) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|F_pc\(4) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (((\u0|nios2_gen2_0|cpu|F_pc\(4) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(4),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(42));

-- Location: FF_X49_Y31_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X42_Y28_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(4),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X42_Y28_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\);

-- Location: LCCOMB_X42_Y28_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\);

-- Location: FF_X42_Y28_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X41_Y29_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\);

-- Location: LCCOMB_X41_Y29_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(31) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(31) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\);

-- Location: FF_X41_Y29_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(30));

-- Location: LCCOMB_X41_Y31_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X41_Y31_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X41_Y29_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\);

-- Location: LCCOMB_X41_Y29_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(30) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(30) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\);

-- Location: FF_X41_Y29_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(29));

-- Location: FF_X41_Y29_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(29),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29));

-- Location: LCCOMB_X41_Y28_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X41_Y28_N31
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X41_Y30_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\);

-- Location: LCCOMB_X41_Y30_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(28)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\);

-- Location: FF_X41_Y30_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(27));

-- Location: FF_X41_Y30_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27));

-- Location: LCCOMB_X40_Y28_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27)))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X40_Y28_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X42_Y28_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28)))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X42_Y28_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X41_Y28_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(2),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X49_Y28_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\);

-- Location: FF_X49_Y28_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(8));

-- Location: FF_X52_Y30_N15
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X54_Y30_N18
\u0|nios2_gen2_0|cpu|F_iw[8]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[8]~39_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\))) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[8]~39_combout\);

-- Location: LCCOMB_X54_Y30_N20
\u0|nios2_gen2_0|cpu|F_iw[8]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[8]~40_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[8]~39_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8),
	datab => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[8]~39_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[8]~40_combout\);

-- Location: FF_X54_Y30_N21
\u0|nios2_gen2_0|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[8]~40_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(8));

-- Location: LCCOMB_X57_Y31_N0
\u0|nios2_gen2_0|cpu|E_src1[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[4]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[4]~13_combout\);

-- Location: LCCOMB_X58_Y31_N0
\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\ = \u0|nios2_gen2_0|cpu|F_pc\(0) $ (VCC)
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\ = CARRY(\u0|nios2_gen2_0|cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X58_Y31_N2
\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(1) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\)) # (!\u0|nios2_gen2_0|cpu|F_pc\(1) & ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ = CARRY((!\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\) # (!\u0|nios2_gen2_0|cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~1\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X58_Y31_N4
\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(2) & (\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\u0|nios2_gen2_0|cpu|F_pc\(2) & (!\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ & VCC))
-- \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\ = CARRY((\u0|nios2_gen2_0|cpu|F_pc\(2) & !\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|F_pc\(2),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~3\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~5\);

-- Location: FF_X57_Y31_N1
\u0|nios2_gen2_0|cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[4]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(4));

-- Location: LCCOMB_X52_Y33_N2
\u0|nios2_gen2_0|cpu|E_logic_result[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[4]~0_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(4) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src2\(4) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(4) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src2\(4))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src2\(4) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src1\(4),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(4),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[4]~0_combout\);

-- Location: LCCOMB_X51_Y36_N24
\u0|nios2_gen2_0|cpu|W_alu_result[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[4]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[4]~0_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[4]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~15_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[4]~13_combout\);

-- Location: FF_X51_Y36_N25
\u0|nios2_gen2_0|cpu|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[4]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(4));

-- Location: LCCOMB_X52_Y36_N18
\u0|mm_interconnect_0|router|Equal10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal10~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|nios2_gen2_0|cpu|W_alu_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	combout => \u0|mm_interconnect_0|router|Equal10~0_combout\);

-- Location: LCCOMB_X57_Y32_N26
\u0|mm_interconnect_0|router|Equal3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal3~2_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(6) & !\u0|nios2_gen2_0|cpu|W_alu_result\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|router|Equal3~2_combout\);

-- Location: LCCOMB_X51_Y32_N18
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ & (\u0|mm_interconnect_0|router|Equal10~0_combout\ & 
-- (\u0|mm_interconnect_0|router|Equal3~2_combout\ & \u0|mm_interconnect_0|router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\,
	datab => \u0|mm_interconnect_0|router|Equal10~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal3~2_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\);

-- Location: LCCOMB_X59_Y35_N0
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~4_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\ & (\u0|jtag_uart_0|av_waitrequest~q\ & 
-- (\u0|nios2_gen2_0|cpu|d_read~q\ & !\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3_combout\,
	datab => \u0|jtag_uart_0|av_waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~4_combout\);

-- Location: FF_X59_Y35_N1
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X59_Y31_N0
\u0|mm_interconnect_0|rsp_mux|WideOr1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ = (!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & !\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X61_Y36_N12
\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ & (\u0|mm_interconnect_0|router|Equal4~0_combout\ & 
-- \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal4~0_combout\,
	datad => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X61_Y36_N24
\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = (\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (!\u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: LCCOMB_X61_Y36_N10
\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[0]~2_combout\) # ((\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (\u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\ & \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|write~0_combout\,
	datad => \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X61_Y36_N11
\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X61_Y36_N8
\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[1]~0_combout\) # (\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(1))))) # (!\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X61_Y36_N9
\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X61_Y36_N18
\u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|router|Equal4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|router|Equal4~0_combout\,
	combout => \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\);

-- Location: LCCOMB_X61_Y36_N28
\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter~1_combout\ = (!\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (!\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(0) & \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X61_Y36_N29
\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X61_Y36_N14
\u0|mm_interconnect_0|pio_bouton_s1_translator|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_bouton_s1_translator|Add0~0_combout\ = \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(1) $ (\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|pio_bouton_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X61_Y36_N22
\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter~2_combout\ = (!\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\ & (\u0|mm_interconnect_0|pio_bouton_s1_translator|Add0~0_combout\ & 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|mm_interconnect_0|pio_bouton_s1_translator|Add0~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datad => \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X61_Y36_N23
\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X61_Y36_N16
\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\ = (!\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(0) $ 
-- (((\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\ & \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\,
	datab => \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\,
	datac => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X61_Y36_N30
\u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & (\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datab => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datad => \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X61_Y36_N31
\u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X62_Y35_N14
\u0|mm_interconnect_0|rsp_mux|WideOr1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ = (!\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & 
-- (!\u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg\(0) & !\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\);

-- Location: LCCOMB_X60_Y32_N10
\u0|mm_interconnect_0|rsp_mux|WideOr1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ = (!\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\ & 
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\)) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\,
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\);

-- Location: LCCOMB_X60_Y32_N4
\u0|mm_interconnect_0|rsp_mux|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ = (!\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ & (\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & 
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\);

-- Location: LCCOMB_X59_Y35_N12
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ = (\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\) # ((\u0|nios2_gen2_0|cpu|d_read~q\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_read~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X59_Y35_N13
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X59_Y35_N6
\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~3_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & (\u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|d_read~q\ & \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: FF_X59_Y35_N7
\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X60_Y32_N26
\u0|mm_interconnect_0|rsp_mux|WideOr1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~3_combout\ = (\u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~3_combout\);

-- Location: LCCOMB_X60_Y32_N20
\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & ((\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0)) # ((!\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\) # 
-- (!\u0|mm_interconnect_0|rsp_mux|WideOr1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|rsp_mux|WideOr1~3_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X56_Y29_N4
\u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\ = (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & !\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X56_Y29_N5
\u0|nios2_gen2_0|cpu|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X56_Y29_N16
\u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\ = (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) $ (\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datac => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X56_Y29_N17
\u0|nios2_gen2_0|cpu|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X56_Y29_N26
\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) $ (((\u0|nios2_gen2_0|cpu|D_iw\(4)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datad => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	combout => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X58_Y34_N20
\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\);

-- Location: LCCOMB_X57_Y29_N16
\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\)) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (((!\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ & \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X57_Y29_N17
\u0|nios2_gen2_0|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\);

-- Location: LCCOMB_X54_Y30_N28
\u0|mm_interconnect_0|rsp_mux|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\)) # (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\);

-- Location: FF_X49_Y38_N23
\u0|timer_0|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(10));

-- Location: LCCOMB_X49_Y38_N22
\u0|timer_0|read_mux_out~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out~35_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|timer_0|counter_snapshot\(10) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|timer_0|counter_snapshot\(10),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|timer_0|read_mux_out~35_combout\);

-- Location: LCCOMB_X47_Y34_N2
\u0|timer_0|read_mux_out[10]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[10]~34_combout\ = (\u0|timer_0|period_l_register\(10) & ((\u0|timer_0|Equal6~1_combout\) # ((\u0|timer_0|Equal6~0_combout\ & \u0|timer_0|period_h_register\(10))))) # (!\u0|timer_0|period_l_register\(10) & 
-- (\u0|timer_0|Equal6~0_combout\ & (\u0|timer_0|period_h_register\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_register\(10),
	datab => \u0|timer_0|Equal6~0_combout\,
	datac => \u0|timer_0|period_h_register\(10),
	datad => \u0|timer_0|Equal6~1_combout\,
	combout => \u0|timer_0|read_mux_out[10]~34_combout\);

-- Location: LCCOMB_X49_Y38_N0
\u0|timer_0|counter_snapshot[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[26]~feeder_combout\ = \u0|timer_0|internal_counter\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(26),
	combout => \u0|timer_0|counter_snapshot[26]~feeder_combout\);

-- Location: FF_X49_Y38_N1
\u0|timer_0|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[26]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(26));

-- Location: LCCOMB_X49_Y38_N2
\u0|timer_0|read_mux_out[10]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[10]~36_combout\ = (\u0|timer_0|read_mux_out~35_combout\) # ((\u0|timer_0|read_mux_out[10]~34_combout\) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|counter_snapshot\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out~35_combout\,
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|read_mux_out[10]~34_combout\,
	datad => \u0|timer_0|counter_snapshot\(26),
	combout => \u0|timer_0|read_mux_out[10]~36_combout\);

-- Location: FF_X49_Y38_N3
\u0|timer_0|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out[10]~36_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(10));

-- Location: LCCOMB_X49_Y38_N16
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder_combout\ = \u0|timer_0|readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|readdata\(10),
	combout => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: FF_X49_Y38_N17
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X49_Y34_N10
\u0|jtag_uart_0|ac~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~0_combout\ = (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\) # (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	datad => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \u0|jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X49_Y34_N8
\u0|jtag_uart_0|ac~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|ac~1_combout\ = (\u0|jtag_uart_0|ac~0_combout\) # ((\u0|jtag_uart_0|ac~q\ & ((!\u0|nios2_gen2_0|cpu|d_writedata\(10)) # (!\u0|jtag_uart_0|ien_AE~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ien_AE~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(10),
	datac => \u0|jtag_uart_0|ac~q\,
	datad => \u0|jtag_uart_0|ac~0_combout\,
	combout => \u0|jtag_uart_0|ac~1_combout\);

-- Location: FF_X49_Y34_N9
\u0|jtag_uart_0|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|ac~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|ac~q\);

-- Location: FF_X46_Y32_N17
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|ac~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X46_Y32_N16
\u0|mm_interconnect_0|rsp_mux|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10) & ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10) & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(10),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\);

-- Location: LCCOMB_X46_Y32_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10),
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\);

-- Location: LCCOMB_X55_Y30_N28
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6_combout\);

-- Location: FF_X55_Y30_N29
\u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|av_ld_byte2_data\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2));

-- Location: LCCOMB_X47_Y31_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~2_combout\ = !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~2_combout\);

-- Location: FF_X47_Y31_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2));

-- Location: LCCOMB_X44_Y32_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X44_Y32_N31
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X44_Y31_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\);

-- Location: LCCOMB_X41_Y28_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\);

-- Location: FF_X41_Y28_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(2));

-- Location: FF_X50_Y28_N31
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2));

-- Location: FF_X51_Y27_N31
\u0|opencores_i2c_0|i2c_master_top_inst|ctr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~5_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(2));

-- Location: LCCOMB_X52_Y25_N18
\u0|opencores_i2c_0|i2c_master_top_inst|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39)) # ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(10))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(10),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(2),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~1_combout\);

-- Location: LCCOMB_X51_Y27_N24
\u0|opencores_i2c_0|i2c_master_top_inst|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux5~1_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(2))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux5~1_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|ctr\(2)))))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & (((\u0|opencores_i2c_0|i2c_master_top_inst|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(2),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(2),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~1_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~2_combout\);

-- Location: LCCOMB_X51_Y29_N16
\u0|opencores_i2c_0|i2c_master_top_inst|cr~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|cr~10_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (\u0|nios2_gen2_0|cpu|d_writedata\(2) & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|cr~10_combout\);

-- Location: LCCOMB_X51_Y29_N0
\u0|opencores_i2c_0|i2c_master_top_inst|cr[1]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|cr[1]~8_combout\ = ((\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\) # (!\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\)) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|always3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|always3~0_combout\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|cr[1]~8_combout\);

-- Location: FF_X51_Y29_N17
\u0|opencores_i2c_0|i2c_master_top_inst|cr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|cr~10_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|cr[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(2));

-- Location: LCCOMB_X50_Y27_N8
\u0|opencores_i2c_0|i2c_master_top_inst|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux3~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & (\u0|opencores_i2c_0|i2c_master_top_inst|cr\(2))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & ((\u0|opencores_i2c_0|i2c_master_top_inst|txr\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(2),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(2),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Mux3~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~0_combout\);

-- Location: LCCOMB_X50_Y27_N12
\u0|opencores_i2c_0|i2c_master_top_inst|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux5~0_combout\) # ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux5~2_combout\ & !\u0|mm_interconnect_0|cmd_mux_001|src_data\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~2_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~3_combout\);

-- Location: FF_X50_Y27_N13
\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|Mux5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(2));

-- Location: FF_X50_Y28_N13
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X50_Y28_N30
\u0|mm_interconnect_0|rsp_mux|src_data[2]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[2]~13_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(2))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2),
	datad => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(2),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[2]~13_combout\);

-- Location: LCCOMB_X52_Y29_N12
\u0|mm_interconnect_0|cmd_mux_003|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(2) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\);

-- Location: M9K_X73_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C80800000000000000000000000000000000000FFFFFFFC882AF7BFFCC3FFF6ED5FFFFE87FEFFF86B2C00016BF61B8FFFDEF3F7FF7FFEC7FFFFF3BD8D8DDCFBB7767FFB7DF3DEDFEDF7FD9FFEDD97FB9BD7FBBD3FEE3FFFFF71D9DF7EDFEFFEFFF71B7717DDE7BFB8F7F4EFFDFCFFB53D3FEFFB7F66F79BFFF5870F707EFDFBB3FFFFED79DA3CEE769E77F3E7CEBFE",
	mem_init0 => X"4B5E1BF7E84E2F162CEA4FC8647BCF540DCC8F606E5CC01A8B1C185403514001FB84462C158703716A742D5E81500F14000FDE06E037E00FF1339F20C3F0741DEE847F00FF3D19401E83CBC001FEFC6AA1FC3F761771078F5E041839A597C03EFDE7F7A6F1FE237C3F84A01000009E9C110F11F8744438C3B54047C61E8000E6423DF9F2520FFBDB2883FDD8FFE0E0FD9822256C88F9C11B9FFD67FF3D9EAA9E2F325AFEC42D7F7A32D7E7D8C2ABEB409E23DAFFD6C0B6B6D3FFB8D6EBFF73CD003C26A3400F09A8D003C26D454544FFFDCEEEEFFECA653296F67F3DBB99CE739CFFB892771A61D9EE5DEC3AF9FFEE27FFEE3FDE1CF3DFE7BFFFDFBDDFFDFF03",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X47_Y30_N26
\u0|mm_interconnect_0|cmd_mux_003|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\);

-- Location: LCCOMB_X52_Y29_N10
\u0|mm_interconnect_0|cmd_mux_003|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(1) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\);

-- Location: M9K_X53_Y29_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y29_N22
\u0|nios2_gen2_0|cpu|F_iw[2]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[2]~28_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[2]~28_combout\);

-- Location: FF_X67_Y36_N31
\u0|pio_4|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_4|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_4|data_out\(2));

-- Location: LCCOMB_X61_Y32_N12
\u0|pio_4|readdata[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_4|readdata\(2) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|pio_4|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|pio_4|data_out\(2),
	combout => \u0|pio_4|readdata\(2));

-- Location: FF_X61_Y32_N13
\u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_4|readdata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X61_Y32_N6
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~15_combout\ = (\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(2)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[2]~28_combout\)))) # (!\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_iw[2]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[2]~28_combout\,
	datad => \u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(2),
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~15_combout\);

-- Location: LCCOMB_X61_Y32_N22
\u0|jtag_uart_0|av_readdata[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[2]~3_combout\ = (\u0|jtag_uart_0|read_0~q\ & \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~q\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2),
	combout => \u0|jtag_uart_0|av_readdata[2]~3_combout\);

-- Location: FF_X61_Y32_N23
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[2]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: FF_X67_Y36_N5
\u0|pio_0|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(2));

-- Location: LCCOMB_X61_Y32_N24
\u0|pio_0|readdata[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(2) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|pio_0|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|pio_0|data_out\(2),
	combout => \u0|pio_0|readdata\(2));

-- Location: FF_X61_Y32_N25
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X61_Y32_N18
\u0|mm_interconnect_0|rsp_mux|src_data[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[2]~15_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & 
-- (\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datab => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[2]~15_combout\);

-- Location: LCCOMB_X47_Y36_N20
\u0|timer_0|read_mux_out[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[2]~6_combout\ = (\u0|timer_0|Equal6~1_combout\ & (((\u0|timer_0|period_h_register\(2) & \u0|timer_0|Equal6~0_combout\)) # (!\u0|timer_0|period_l_register\(2)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (((\u0|timer_0|period_h_register\(2) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_l_register\(2),
	datac => \u0|timer_0|period_h_register\(2),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[2]~6_combout\);

-- Location: FF_X47_Y35_N15
\u0|timer_0|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|control_register\(2));

-- Location: FF_X45_Y35_N27
\u0|timer_0|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(18),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(18));

-- Location: LCCOMB_X45_Y35_N12
\u0|timer_0|counter_snapshot[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[2]~3_combout\ = !\u0|timer_0|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|timer_0|internal_counter\(2),
	combout => \u0|timer_0|counter_snapshot[2]~3_combout\);

-- Location: FF_X45_Y35_N13
\u0|timer_0|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[2]~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(2));

-- Location: LCCOMB_X45_Y35_N26
\u0|timer_0|read_mux_out[2]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[2]~7_combout\ = (\u0|timer_0|Equal6~3_combout\ & ((\u0|timer_0|counter_snapshot\(2)) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|counter_snapshot\(18))))) # (!\u0|timer_0|Equal6~3_combout\ & (\u0|timer_0|Equal6~2_combout\ & 
-- (\u0|timer_0|counter_snapshot\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|counter_snapshot\(18),
	datad => \u0|timer_0|counter_snapshot\(2),
	combout => \u0|timer_0|read_mux_out[2]~7_combout\);

-- Location: LCCOMB_X49_Y35_N16
\u0|timer_0|read_mux_out[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(2) = (\u0|timer_0|read_mux_out[2]~6_combout\) # ((\u0|timer_0|read_mux_out[2]~7_combout\) # ((\u0|timer_0|control_register\(2) & \u0|timer_0|Equal6~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[2]~6_combout\,
	datab => \u0|timer_0|control_register\(2),
	datac => \u0|timer_0|read_mux_out[2]~7_combout\,
	datad => \u0|timer_0|Equal6~5_combout\,
	combout => \u0|timer_0|read_mux_out\(2));

-- Location: FF_X49_Y35_N17
\u0|timer_0|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(2));

-- Location: FF_X62_Y35_N9
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2));

-- Location: FF_X62_Y35_N5
\u0|pio_3|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_3|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_3|data_out\(2));

-- Location: LCCOMB_X62_Y35_N10
\u0|pio_3|readdata[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_3|readdata\(2) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|pio_3|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|pio_3|data_out\(2),
	combout => \u0|pio_3|readdata\(2));

-- Location: FF_X62_Y35_N11
\u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_3|readdata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X62_Y35_N8
\u0|mm_interconnect_0|rsp_mux|src_data[2]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[2]~14_combout\ = (\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(2)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2))))) # (!\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(2),
	datad => \u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(2),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[2]~14_combout\);

-- Location: FF_X67_Y39_N29
\u0|pio_1|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|data_out\(2));

-- Location: LCCOMB_X61_Y33_N22
\u0|pio_1|readdata[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|readdata\(2) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|pio_1|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|pio_1|data_out\(2),
	combout => \u0|pio_1|readdata\(2));

-- Location: FF_X61_Y33_N23
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_1|readdata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2));

-- Location: FF_X67_Y39_N15
\u0|pio_2|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_2|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|data_out\(2));

-- Location: LCCOMB_X61_Y33_N12
\u0|pio_2|readdata[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|readdata\(2) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|pio_2|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|pio_2|data_out\(2),
	combout => \u0|pio_2|readdata\(2));

-- Location: FF_X61_Y33_N13
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_2|readdata\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X61_Y33_N8
\u0|mm_interconnect_0|rsp_mux|src_data[2]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[2]~16_combout\ = (\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2) & ((\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(2))))) # (!\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2) & 
-- (((\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(2),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(2),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[2]~16_combout\);

-- Location: LCCOMB_X61_Y32_N8
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~15_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[2]~15_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[2]~14_combout\) # 
-- (\u0|mm_interconnect_0|rsp_mux|src_data[2]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~15_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[2]~15_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[2]~14_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[2]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16_combout\);

-- Location: LCCOMB_X58_Y32_N2
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~17_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & 
-- (((\u0|mm_interconnect_0|rsp_mux|src_data[2]~13_combout\) # (\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(2),
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[2]~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~17_combout\);

-- Location: FF_X58_Y32_N3
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X61_Y36_N2
\u0|pio_bouton|always1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_bouton|always1~0_combout\ = (\u0|timer_0|period_l_wr_strobe~2_combout\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(1) & 
-- !\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_l_wr_strobe~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter\(0),
	combout => \u0|pio_bouton|always1~0_combout\);

-- Location: LCCOMB_X61_Y36_N4
\u0|pio_bouton|always1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_bouton|always1~1_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(4) & (\u0|mm_interconnect_0|router|Equal4~0_combout\ & (!\u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(1) & \u0|pio_bouton|always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \u0|mm_interconnect_0|router|Equal4~0_combout\,
	datac => \u0|mm_interconnect_0|pio_bouton_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|pio_bouton|always1~0_combout\,
	combout => \u0|pio_bouton|always1~1_combout\);

-- Location: LCCOMB_X51_Y36_N10
\u0|pio_bouton|irq_mask~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_bouton|irq_mask~0_combout\ = (\u0|pio_bouton|always1~1_combout\ & ((\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|pio_bouton|irq_mask~q\))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|nios2_gen2_0|cpu|d_writedata\(0))))) # 
-- (!\u0|pio_bouton|always1~1_combout\ & (((\u0|pio_bouton|irq_mask~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	datab => \u0|pio_bouton|always1~1_combout\,
	datac => \u0|pio_bouton|irq_mask~q\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_bouton|irq_mask~0_combout\);

-- Location: FF_X51_Y36_N11
\u0|pio_bouton|irq_mask\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_bouton|irq_mask~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_bouton|irq_mask~q\);

-- Location: IOIBUF_X49_Y54_N29
\bouton~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_bouton,
	o => \bouton~input_o\);

-- Location: LCCOMB_X51_Y36_N0
\u0|pio_bouton|d1_data_in~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_bouton|d1_data_in~feeder_combout\ = \bouton~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \bouton~input_o\,
	combout => \u0|pio_bouton|d1_data_in~feeder_combout\);

-- Location: FF_X51_Y36_N1
\u0|pio_bouton|d1_data_in\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_bouton|d1_data_in~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_bouton|d1_data_in~q\);

-- Location: FF_X50_Y36_N3
\u0|pio_bouton|d2_data_in\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|pio_bouton|d1_data_in~q\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_bouton|d2_data_in~q\);

-- Location: LCCOMB_X50_Y36_N2
\u0|pio_bouton|edge_capture~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_bouton|edge_capture~0_combout\ = (\u0|pio_bouton|edge_capture~q\) # ((!\u0|pio_bouton|d1_data_in~q\ & \u0|pio_bouton|d2_data_in~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|pio_bouton|d1_data_in~q\,
	datac => \u0|pio_bouton|d2_data_in~q\,
	datad => \u0|pio_bouton|edge_capture~q\,
	combout => \u0|pio_bouton|edge_capture~0_combout\);

-- Location: LCCOMB_X51_Y36_N4
\u0|pio_bouton|edge_capture~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_bouton|edge_capture~1_combout\ = (\u0|pio_bouton|edge_capture~0_combout\ & ((!\u0|pio_bouton|always1~1_combout\) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|pio_bouton|always1~1_combout\,
	datad => \u0|pio_bouton|edge_capture~0_combout\,
	combout => \u0|pio_bouton|edge_capture~1_combout\);

-- Location: FF_X51_Y36_N5
\u0|pio_bouton|edge_capture\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_bouton|edge_capture~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_bouton|edge_capture~q\);

-- Location: FF_X52_Y34_N17
\u0|nios2_gen2_0|cpu|W_ienable_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ienable_reg\(2));

-- Location: LCCOMB_X51_Y36_N6
\u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~2_combout\ = (\u0|pio_bouton|irq_mask~q\ & (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2) & (\u0|pio_bouton|edge_capture~q\ & 
-- \u0|nios2_gen2_0|cpu|W_ienable_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_bouton|irq_mask~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2),
	datac => \u0|pio_bouton|edge_capture~q\,
	datad => \u0|nios2_gen2_0|cpu|W_ienable_reg\(2),
	combout => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~2_combout\);

-- Location: FF_X51_Y36_N7
\u0|nios2_gen2_0|cpu|W_ipending_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ipending_reg\(2));

-- Location: LCCOMB_X52_Y34_N16
\u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6_combout\ = (\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (((\u0|nios2_gen2_0|cpu|W_ienable_reg\(2))))) # (!\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal136~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_ipending_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal136~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_ipending_reg\(2),
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg\(2),
	datad => \u0|nios2_gen2_0|cpu|Equal135~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6_combout\);

-- Location: LCCOMB_X58_Y32_N28
\u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7_combout\ = (\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\ & \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7_combout\);

-- Location: FF_X58_Y32_N29
\u0|nios2_gen2_0|cpu|W_control_rd_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_control_rd_data\(2));

-- Location: LCCOMB_X58_Y32_N30
\u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\u0|nios2_gen2_0|cpu|W_control_rd_data\(2)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|nios2_gen2_0|cpu|W_control_rd_data\(2),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\);

-- Location: LCCOMB_X58_Y32_N0
\u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & 
-- ((\u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(2),
	datac => \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6_combout\);

-- Location: LCCOMB_X47_Y32_N18
\u0|nios2_gen2_0|cpu|d_writedata[29]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[29]~5_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|d_writedata[29]~5_combout\);

-- Location: FF_X47_Y32_N19
\u0|nios2_gen2_0|cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[29]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(29));

-- Location: LCCOMB_X38_Y29_N16
\u0|mm_interconnect_0|cmd_mux_003|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(29),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\);

-- Location: M9K_X33_Y19_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000007BF074400206C0246948313A4007000084800000018904439154B144506841276CA5F1A2424220844009010820A9F1242082E240420A93C4411261192E113853F089D8C561360B0AEF889008842305384435040AA934D535212A83526A44B512FF0488008854A95049969F1379C02C6C701636A224C6371",
	mem_init0 => X"E7014400000C101B2014780594E0748010330000800014648462E0212C909082A00809D104582C8E840910014E45F40A741500D9044002400600801702091A0205480003A020049829800021BEA90088010281954884F8100002844202000814000800480201400AA400488EDE5F81208C802006013204800832001A2126200AA980000020C0000410300007001001A80400004B550E33ADF0029680DE6A5321D0CD0BC72A64C380A85C740AA6243A00200C0080048F920002A044800030880018280000060A00000182800000000000C221111000C603018F09A343C4484210847844000891451E11D108A3000011071A111AD611821DE04000213148000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N22
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~7_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~7_combout\);

-- Location: LCCOMB_X52_Y28_N28
\u0|nios2_gen2_0|cpu|F_iw[29]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[29]~60_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29),
	combout => \u0|nios2_gen2_0|cpu|F_iw[29]~60_combout\);

-- Location: LCCOMB_X52_Y28_N18
\u0|nios2_gen2_0|cpu|F_iw[29]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[29]~61_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[29]~60_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[29]~60_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[29]~61_combout\);

-- Location: FF_X52_Y28_N19
\u0|nios2_gen2_0|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[29]~61_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(29));

-- Location: LCCOMB_X52_Y33_N14
\u0|nios2_gen2_0|cpu|R_src1[1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src1[1]~34_combout\ = (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & (!\u0|nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\u0|nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src1[1]~34_combout\);

-- Location: FF_X52_Y33_N15
\u0|nios2_gen2_0|cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src1[1]~34_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(1));

-- Location: LCCOMB_X54_Y34_N18
\u0|nios2_gen2_0|cpu|W_alu_result[1]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[1]~17_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~9_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[1]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[1]~17_combout\);

-- Location: FF_X54_Y34_N19
\u0|nios2_gen2_0|cpu|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[1]~17_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(1));

-- Location: LCCOMB_X51_Y29_N28
\u0|opencores_i2c_0|i2c_master_top_inst|cr~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|cr~7_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\ & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (\u0|nios2_gen2_0|cpu|d_writedata\(0) & 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\,
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|cr~7_combout\);

-- Location: FF_X51_Y29_N29
\u0|opencores_i2c_0|i2c_master_top_inst|cr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|cr~7_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|cr[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(0));

-- Location: LCCOMB_X47_Y27_N12
\u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|cr\(0) & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~q\) # (\u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|cmd_ack~q\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~0_combout\);

-- Location: FF_X47_Y27_N13
\u0|opencores_i2c_0|i2c_master_top_inst|irq_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~0_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~q\);

-- Location: LCCOMB_X47_Y27_N2
\u0|opencores_i2c_0|i2c_master_top_inst|wb_inta_o~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|wb_inta_o~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~q\ & \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(6),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|wb_inta_o~0_combout\);

-- Location: FF_X47_Y27_N3
\u0|opencores_i2c_0|i2c_master_top_inst|wb_inta_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|wb_inta_o~0_combout\,
	sclr => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|wb_inta_o~q\);

-- Location: FF_X52_Y34_N23
\u0|nios2_gen2_0|cpu|W_ienable_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ienable_reg\(1));

-- Location: LCCOMB_X47_Y31_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~3_combout\ = !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~3_combout\);

-- Location: FF_X47_Y31_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X47_Y31_N16
\u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|wb_inta_o~q\ & (\u0|nios2_gen2_0|cpu|W_ienable_reg\(1) & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_inta_o~q\,
	datab => \u0|nios2_gen2_0|cpu|W_ienable_reg\(1),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1),
	combout => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~3_combout\);

-- Location: FF_X47_Y31_N17
\u0|nios2_gen2_0|cpu|W_ipending_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ipending_reg\(1));

-- Location: LCCOMB_X52_Y34_N22
\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout\ = (\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (((\u0|nios2_gen2_0|cpu|W_ienable_reg\(1))))) # (!\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal136~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_ipending_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal136~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_ipending_reg\(1),
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg\(1),
	datad => \u0|nios2_gen2_0|cpu|Equal135~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout\);

-- Location: LCCOMB_X58_Y32_N20
\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5_combout\ = (\u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\ & \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5_combout\);

-- Location: FF_X58_Y32_N21
\u0|nios2_gen2_0|cpu|W_control_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_control_rd_data\(1));

-- Location: LCCOMB_X58_Y32_N22
\u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\u0|nios2_gen2_0|cpu|W_control_rd_data\(1)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\u0|nios2_gen2_0|cpu|W_alu_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(1),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	datad => \u0|nios2_gen2_0|cpu|W_control_rd_data\(1),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\);

-- Location: FF_X51_Y28_N29
\u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~3_combout\,
	sload => VCC,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(1));

-- Location: LCCOMB_X51_Y28_N28
\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & (((\u0|opencores_i2c_0|i2c_master_top_inst|ctr\(1)) # (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(1) & ((!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~0_combout\);

-- Location: LCCOMB_X51_Y24_N2
\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(1)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(9))))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(9),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(1),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~1_combout\);

-- Location: LCCOMB_X51_Y29_N14
\u0|opencores_i2c_0|i2c_master_top_inst|cr~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|cr~9_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (\u0|nios2_gen2_0|cpu|d_writedata\(1) & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|cr~9_combout\);

-- Location: FF_X51_Y29_N15
\u0|opencores_i2c_0|i2c_master_top_inst|cr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|cr~9_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|cr[1]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(1));

-- Location: LCCOMB_X50_Y27_N18
\u0|opencores_i2c_0|i2c_master_top_inst|tip~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|tip~0_combout\ = (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|cr\(5)) # (\u0|opencores_i2c_0|i2c_master_top_inst|cr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(5),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(4),
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|tip~0_combout\);

-- Location: FF_X50_Y27_N19
\u0|opencores_i2c_0|i2c_master_top_inst|tip\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|tip~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|tip~q\);

-- Location: LCCOMB_X51_Y26_N24
\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\)) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|txr\(1)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|tip~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|tip~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(1),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~2_combout\);

-- Location: LCCOMB_X51_Y26_N10
\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~2_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|cr\(1)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~2_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~1_combout\)))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & (((\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~1_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~3_combout\);

-- Location: LCCOMB_X51_Y26_N8
\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux6~3_combout\ & (((!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~3_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~4_combout\);

-- Location: FF_X51_Y26_N9
\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|Mux6~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(1));

-- Location: FF_X50_Y28_N21
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X50_Y28_N6
\u0|mm_interconnect_0|rsp_mux|src_data[1]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[1]~9_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(1))))) # (!\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(1),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[1]~9_combout\);

-- Location: FF_X62_Y35_N27
\u0|pio_3|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_3|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_3|data_out\(1));

-- Location: LCCOMB_X62_Y35_N30
\u0|pio_3|readdata[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_3|readdata\(1) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|pio_3|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|pio_3|data_out\(1),
	combout => \u0|pio_3|readdata\(1));

-- Location: FF_X62_Y35_N31
\u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_3|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X45_Y35_N6
\u0|timer_0|counter_snapshot[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[1]~2_combout\ = !\u0|timer_0|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(1),
	combout => \u0|timer_0|counter_snapshot[1]~2_combout\);

-- Location: FF_X45_Y35_N7
\u0|timer_0|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[1]~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(1));

-- Location: LCCOMB_X45_Y35_N28
\u0|timer_0|counter_snapshot[17]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[17]~1_combout\ = !\u0|timer_0|internal_counter\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(17),
	combout => \u0|timer_0|counter_snapshot[17]~1_combout\);

-- Location: FF_X45_Y35_N29
\u0|timer_0|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[17]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(17));

-- Location: LCCOMB_X45_Y35_N8
\u0|timer_0|read_mux_out[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~4_combout\ = (\u0|timer_0|counter_snapshot\(1) & ((\u0|timer_0|Equal6~3_combout\) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|counter_snapshot\(17))))) # (!\u0|timer_0|counter_snapshot\(1) & (\u0|timer_0|Equal6~2_combout\ & 
-- ((\u0|timer_0|counter_snapshot\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_snapshot\(1),
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|Equal6~3_combout\,
	datad => \u0|timer_0|counter_snapshot\(17),
	combout => \u0|timer_0|read_mux_out[1]~4_combout\);

-- Location: LCCOMB_X47_Y34_N28
\u0|timer_0|read_mux_out[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~3_combout\ = (\u0|timer_0|period_h_register\(1) & (\u0|timer_0|Equal6~1_combout\ & (!\u0|timer_0|period_l_register\(1)))) # (!\u0|timer_0|period_h_register\(1) & ((\u0|timer_0|Equal6~0_combout\) # 
-- ((\u0|timer_0|Equal6~1_combout\ & !\u0|timer_0|period_l_register\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|period_h_register\(1),
	datab => \u0|timer_0|Equal6~1_combout\,
	datac => \u0|timer_0|period_l_register\(1),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[1]~3_combout\);

-- Location: LCCOMB_X47_Y35_N12
\u0|timer_0|Equal6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|Equal6~4_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(4) & !\u0|nios2_gen2_0|cpu|W_alu_result\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|timer_0|Equal6~4_combout\);

-- Location: LCCOMB_X47_Y35_N4
\u0|timer_0|read_mux_out[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[1]~5_combout\ = (\u0|timer_0|Equal6~4_combout\ & ((\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|timer_0|control_register\(1)))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|timer_0|counter_is_running~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|counter_is_running~q\,
	datab => \u0|timer_0|control_register\(1),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|timer_0|Equal6~4_combout\,
	combout => \u0|timer_0|read_mux_out[1]~5_combout\);

-- Location: LCCOMB_X46_Y35_N16
\u0|timer_0|read_mux_out[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(1) = (\u0|timer_0|read_mux_out[1]~4_combout\) # ((\u0|timer_0|read_mux_out[1]~3_combout\) # (\u0|timer_0|read_mux_out[1]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[1]~4_combout\,
	datac => \u0|timer_0|read_mux_out[1]~3_combout\,
	datad => \u0|timer_0|read_mux_out[1]~5_combout\,
	combout => \u0|timer_0|read_mux_out\(1));

-- Location: FF_X46_Y35_N17
\u0|timer_0|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(1));

-- Location: FF_X62_Y35_N13
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X62_Y35_N12
\u0|mm_interconnect_0|rsp_mux|src_data[1]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[1]~10_combout\ = (\u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(1) & ((\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1))))) # (!\u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(1) & 
-- (\u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(1),
	datab => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[1]~10_combout\);

-- Location: FF_X67_Y36_N29
\u0|pio_4|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_4|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_4|data_out\(1));

-- Location: LCCOMB_X59_Y31_N14
\u0|pio_4|readdata[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_4|readdata\(1) = (\u0|pio_4|data_out\(1) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & !\u0|nios2_gen2_0|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_4|data_out\(1),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|pio_4|readdata\(1));

-- Location: FF_X59_Y31_N15
\u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_4|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(1));

-- Location: M9K_X53_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008A000000000000000000000000000000000000FFFFFF02193AD85FFFD6F9FFFFEEAF8F7A6D000295F80003990BE5FA9F7EEFEFDEDCA17D6DEF5D42F2F2E205DF8BD5ACB2ED2176B2CB82F56B2AFA05E53A6551A017B05D00BF4EB5817E13ADD80BC48BE02FA0505FE98D134DE599AFEFE3269B536EE9BB40043F50BC0000045FA4F817D777E757DDF3ABAE3C75A01",
	mem_init0 => X"FDE9E49ABFF1D7E9D354F8779FA570FFF67BF8BFB3F7BFF77FF7F7FBFEEFFFFEA6FFFDFFFFFDFD9FFF9BFFFBFFFFF5FFFFF537FB3FD9BFFA3FDCE87FBE3FDFF63BFB92FF97CAF7FFE9FD1CBFFEA57F955E4BE5FBE88EF8F1F3FFF7D6FB6CBFD5783BE07B1E2BDE8BE57BDFFFFFFF6FFDCCD0EEFFF333473DFF373039EFEEEE19FFE296AFBDF2783EFF7C9C3F7FFF1FAB6C00039B77563EED60029FFFDAEDFFFBD0EFFDE7BFFEF3D7FFEE7EB7FFF73F9B6EEC2900083F000008005E29A400BC127EC349949FB0D26527EC349ABABABA0002F1111085948A45290BB2E245EC6318C6005E498BC51C2617800385092017FFE017F4BDFB9E78585FFFFC95A0020004",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y29_N0
\u0|mm_interconnect_0|rsp_mux|src_data[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\);

-- Location: LCCOMB_X59_Y31_N16
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~12_combout\ = (\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(1)) # 
-- ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\)))) # (!\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~12_combout\);

-- Location: FF_X67_Y36_N27
\u0|pio_0|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(1));

-- Location: LCCOMB_X59_Y31_N10
\u0|pio_0|readdata[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(1) = (\u0|pio_0|data_out\(1) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|pio_0|data_out\(1),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_0|readdata\(1));

-- Location: FF_X59_Y31_N11
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X51_Y33_N14
\u0|jtag_uart_0|av_readdata[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[1]~2_combout\ = (\u0|jtag_uart_0|read_0~q\ & ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1)))) # (!\u0|jtag_uart_0|read_0~q\ & (\u0|jtag_uart_0|ien_AE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|read_0~q\,
	datab => \u0|jtag_uart_0|ien_AE~q\,
	datad => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1),
	combout => \u0|jtag_uart_0|av_readdata[1]~2_combout\);

-- Location: FF_X51_Y33_N15
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X59_Y31_N4
\u0|mm_interconnect_0|rsp_mux|src_data[1]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[1]~11_combout\ = (\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1) & ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1) & 
-- (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datac => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[1]~11_combout\);

-- Location: FF_X67_Y39_N21
\u0|pio_2|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_2|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|data_out\(1));

-- Location: LCCOMB_X61_Y32_N4
\u0|pio_2|readdata[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|readdata\(1) = (\u0|pio_2|data_out\(1) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & !\u0|nios2_gen2_0|cpu|W_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|data_out\(1),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|pio_2|readdata\(1));

-- Location: FF_X61_Y32_N5
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_2|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(1));

-- Location: FF_X67_Y39_N11
\u0|pio_1|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|data_out\(1));

-- Location: LCCOMB_X61_Y33_N24
\u0|pio_1|readdata[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|readdata\(1) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|pio_1|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|pio_1|data_out\(1),
	combout => \u0|pio_1|readdata\(1));

-- Location: FF_X61_Y33_N25
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_1|readdata\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X61_Y33_N2
\u0|mm_interconnect_0|rsp_mux|src_data[1]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[1]~12_combout\ = (\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(1) & ((\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1))))) # (!\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(1) & 
-- (\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(1),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(1),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[1]~12_combout\);

-- Location: LCCOMB_X59_Y31_N2
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~13_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[1]~10_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~12_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[1]~11_combout\) # 
-- (\u0|mm_interconnect_0|rsp_mux|src_data[1]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[1]~10_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~12_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[1]~11_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[1]~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~13_combout\);

-- Location: LCCOMB_X58_Y32_N10
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~14_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1))))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_data[1]~9_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[1]~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(1),
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~13_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~14_combout\);

-- Location: FF_X58_Y32_N11
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X58_Y32_N24
\u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1))))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & 
-- (\u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(1),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4_combout\);

-- Location: LCCOMB_X47_Y32_N24
\u0|nios2_gen2_0|cpu|d_writedata[28]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[28]~4_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[28]~4_combout\);

-- Location: FF_X47_Y32_N25
\u0|nios2_gen2_0|cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[28]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(28));

-- Location: LCCOMB_X47_Y32_N0
\u0|mm_interconnect_0|cmd_mux_003|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\);

-- Location: M9K_X33_Y18_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000010D083FFF9103C94C02467370360FFD86F000003DE7E3F8C4EA84EBBAF93BFC8935A0C1F9F9FCA7FAFFE1EF2CB560FDBCB2D1F87BCB56C3F96ED96A481FE0AAC0FF2061A1FC9F4F1107F00FF23FC3007F84AF9F4564922CAC6C404AC158B4A2C00F0370FF0040817F26920FC823F43008FE1815D5A30C0F",
	mem_init0 => X"9821B0C280105FEA194007B553754600E6A21007340031335A43AE48666B1464080889A95250312C55D6AA005B20C002D32040E2409807E2242A1B3DF0AB63992672C3220003B20300555EF91801FF55CE0D24156173B458144ACA10033DF3413DC5F7CC89296A504AB59F542B38CEFD159F3CFDF5777999FF5557D8CECEEEFF8880000023DAFBCC30C6BDC9FFF131AA080003951D573000CFD5726C466A79DB648EF6402DEB2000B7B4000ADE9A00983E2390B304300000002FF83F7F0FF31F662B6FF7D98ADBFDF662B6FFFFFFFEFF3FCCCCCC6710A85420FE483C3F94A5294A07F800FF041001FE000200F1F55E18E1FE21206E5D6007BFFFDE8897FDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y29_N12
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\);

-- Location: LCCOMB_X49_Y29_N14
\u0|nios2_gen2_0|cpu|F_iw[28]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[28]~58_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[28]~58_combout\);

-- Location: LCCOMB_X49_Y29_N24
\u0|nios2_gen2_0|cpu|F_iw[28]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[28]~59_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[28]~58_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~6_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[28]~58_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[28]~59_combout\);

-- Location: FF_X49_Y29_N25
\u0|nios2_gen2_0|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[28]~59_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(28));

-- Location: LCCOMB_X52_Y33_N26
\u0|nios2_gen2_0|cpu|E_src1[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	combout => \u0|nios2_gen2_0|cpu|E_src1[2]~15_combout\);

-- Location: FF_X52_Y33_N27
\u0|nios2_gen2_0|cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[2]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(2));

-- Location: FF_X54_Y36_N15
\u0|nios2_gen2_0|cpu|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2));

-- Location: LCCOMB_X54_Y36_N16
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(2)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\);

-- Location: FF_X54_Y36_N17
\u0|nios2_gen2_0|cpu|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1));

-- Location: LCCOMB_X54_Y36_N26
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(1)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(1),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout\);

-- Location: FF_X54_Y36_N27
\u0|nios2_gen2_0|cpu|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0));

-- Location: LCCOMB_X54_Y36_N28
\u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(0)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X54_Y36_N4
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout\);

-- Location: FF_X54_Y36_N5
\u0|nios2_gen2_0|cpu|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X54_Y36_N6
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(31))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(31),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22_combout\);

-- Location: FF_X54_Y36_N7
\u0|nios2_gen2_0|cpu|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30));

-- Location: LCCOMB_X54_Y36_N18
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(30))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(30),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout\);

-- Location: FF_X54_Y36_N19
\u0|nios2_gen2_0|cpu|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~26_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29));

-- Location: LCCOMB_X54_Y36_N20
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(29)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(29),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\);

-- Location: FF_X54_Y36_N21
\u0|nios2_gen2_0|cpu|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28));

-- Location: LCCOMB_X54_Y36_N30
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(28))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(28),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28_combout\);

-- Location: FF_X54_Y36_N31
\u0|nios2_gen2_0|cpu|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~28_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X54_Y36_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~25_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(27))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(27),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~25_combout\);

-- Location: FF_X54_Y36_N25
\u0|nios2_gen2_0|cpu|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~25_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X54_Y36_N8
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(26)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(26),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout\);

-- Location: FF_X54_Y36_N9
\u0|nios2_gen2_0|cpu|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~29_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X54_Y36_N10
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~30_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(25)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(25),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~30_combout\);

-- Location: FF_X54_Y36_N11
\u0|nios2_gen2_0|cpu|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~30_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24));

-- Location: LCCOMB_X57_Y34_N14
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~31_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(24))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(24),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~31_combout\);

-- Location: FF_X57_Y34_N15
\u0|nios2_gen2_0|cpu|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~31_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23));

-- Location: LCCOMB_X57_Y34_N28
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~24_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(23))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(23),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~24_combout\);

-- Location: FF_X57_Y34_N29
\u0|nios2_gen2_0|cpu|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~24_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22));

-- Location: LCCOMB_X57_Y34_N2
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(22))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(22),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23_combout\);

-- Location: FF_X57_Y34_N3
\u0|nios2_gen2_0|cpu|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21));

-- Location: LCCOMB_X57_Y34_N0
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(21)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(21),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout\);

-- Location: FF_X57_Y34_N1
\u0|nios2_gen2_0|cpu|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20));

-- Location: LCCOMB_X57_Y34_N22
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(20)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(20),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout\);

-- Location: FF_X57_Y34_N23
\u0|nios2_gen2_0|cpu|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19));

-- Location: LCCOMB_X57_Y34_N4
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(19))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(19),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\);

-- Location: FF_X57_Y34_N5
\u0|nios2_gen2_0|cpu|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18));

-- Location: LCCOMB_X57_Y34_N8
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(18))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(18),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~2_combout\);

-- Location: FF_X57_Y34_N9
\u0|nios2_gen2_0|cpu|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17));

-- Location: LCCOMB_X57_Y34_N18
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(17)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(17),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~3_combout\);

-- Location: FF_X57_Y34_N19
\u0|nios2_gen2_0|cpu|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16));

-- Location: LCCOMB_X57_Y34_N20
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(16)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(16),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4_combout\);

-- Location: FF_X57_Y34_N21
\u0|nios2_gen2_0|cpu|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~4_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15));

-- Location: LCCOMB_X57_Y34_N30
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(15)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5_combout\);

-- Location: FF_X57_Y34_N31
\u0|nios2_gen2_0|cpu|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14));

-- Location: LCCOMB_X57_Y34_N24
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(14)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~12_combout\);

-- Location: FF_X57_Y34_N25
\u0|nios2_gen2_0|cpu|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X57_Y34_N16
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(13)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(13),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout\);

-- Location: FF_X57_Y34_N17
\u0|nios2_gen2_0|cpu|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12));

-- Location: LCCOMB_X57_Y34_N26
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(12))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(12),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~7_combout\);

-- Location: FF_X57_Y34_N27
\u0|nios2_gen2_0|cpu|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11));

-- Location: LCCOMB_X57_Y34_N12
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(11)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8_combout\);

-- Location: FF_X57_Y34_N13
\u0|nios2_gen2_0|cpu|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~8_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10));

-- Location: LCCOMB_X57_Y34_N6
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(10))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~9_combout\);

-- Location: FF_X57_Y34_N7
\u0|nios2_gen2_0|cpu|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9));

-- Location: LCCOMB_X57_Y34_N10
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~13_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(9))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(9),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~13_combout\);

-- Location: FF_X57_Y34_N11
\u0|nios2_gen2_0|cpu|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8));

-- Location: LCCOMB_X56_Y35_N0
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(8)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout\);

-- Location: FF_X56_Y35_N1
\u0|nios2_gen2_0|cpu|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7));

-- Location: LCCOMB_X56_Y35_N10
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(7))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5),
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~11_combout\);

-- Location: FF_X56_Y35_N11
\u0|nios2_gen2_0|cpu|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6));

-- Location: LCCOMB_X54_Y36_N2
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(6))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1_combout\);

-- Location: FF_X54_Y36_N3
\u0|nios2_gen2_0|cpu|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~1_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5));

-- Location: LCCOMB_X54_Y36_N0
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(5))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout\);

-- Location: FF_X54_Y36_N1
\u0|nios2_gen2_0|cpu|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4));

-- Location: LCCOMB_X54_Y36_N12
\u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\u0|nios2_gen2_0|cpu|E_shift_rot_result\(4))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_gen2_0|cpu|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(4),
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2),
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\);

-- Location: FF_X54_Y36_N13
\u0|nios2_gen2_0|cpu|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3));

-- Location: FF_X51_Y36_N27
\u0|nios2_gen2_0|cpu|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[3]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(3));

-- Location: LCCOMB_X49_Y31_N2
\u0|mm_interconnect_0|cmd_mux_002|src_data[39]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) = (\u0|nios2_gen2_0|cpu|W_alu_result\(3) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|F_pc\(1) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (((\u0|nios2_gen2_0|cpu|F_pc\(1) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(39));

-- Location: FF_X49_Y31_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X42_Y28_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(1),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X40_Y31_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X40_Y31_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X40_Y31_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\);

-- Location: LCCOMB_X40_Y33_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(24)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\);

-- Location: FF_X40_Y33_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(23));

-- Location: LCCOMB_X41_Y33_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(23),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X41_Y33_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23));

-- Location: LCCOMB_X40_Y30_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X40_Y30_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X41_Y30_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\);

-- Location: LCCOMB_X41_Y30_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(25) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(25) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\);

-- Location: FF_X41_Y30_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(24));

-- Location: FF_X41_Y30_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24));

-- Location: LCCOMB_X41_Y31_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X41_Y31_N27
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X41_Y30_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\);

-- Location: LCCOMB_X41_Y30_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(26))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\);

-- Location: FF_X41_Y30_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(25));

-- Location: FF_X41_Y30_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25));

-- Location: LCCOMB_X40_Y31_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X40_Y31_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X41_Y30_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\);

-- Location: LCCOMB_X41_Y30_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(27) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(27) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\);

-- Location: FF_X41_Y30_N11
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(26));

-- Location: LCCOMB_X41_Y30_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X41_Y30_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26));

-- Location: LCCOMB_X42_Y28_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26)))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X42_Y28_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X42_Y28_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X47_Y28_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\);

-- Location: FF_X47_Y28_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(7));

-- Location: FF_X50_Y28_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X50_Y28_N16
\u0|nios2_gen2_0|cpu|F_iw[7]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[7]~43_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(7) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7) & 
-- (((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(7) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[7]~43_combout\);

-- Location: LCCOMB_X52_Y30_N4
\u0|nios2_gen2_0|cpu|F_iw[7]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[7]~44_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[7]~43_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[7]~43_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[7]~44_combout\);

-- Location: FF_X52_Y30_N5
\u0|nios2_gen2_0|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[7]~44_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(7));

-- Location: LCCOMB_X52_Y33_N0
\u0|nios2_gen2_0|cpu|E_src1[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[3]~14_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \u0|nios2_gen2_0|cpu|E_src1[3]~14_combout\);

-- Location: FF_X52_Y33_N1
\u0|nios2_gen2_0|cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[3]~14_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(3));

-- Location: LCCOMB_X57_Y31_N8
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~1_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~13_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~1_combout\);

-- Location: FF_X57_Y31_N9
\u0|nios2_gen2_0|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(1));

-- Location: LCCOMB_X50_Y31_N8
\u0|mm_interconnect_0|cmd_mux_003|src_data[39]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((\u0|nios2_gen2_0|cpu|F_pc\(1)) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(3))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(39));

-- Location: M9K_X33_Y22_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000FFFF00F223C00701F80130F4D8E4773006028FB04100000000E211800000800000001C40000000388888C0F18062000000005C4000007880000001F1800000013FC63C00FE3000007C400C0007E31B63078C078F180000000000000000000800400000000FE5040E307EFDFB101807C40000000000000000000007C",
	mem_init0 => X"30002082901F01F6215A0110014D4C000D00000068002100041903A840008E1553000010E00653408000D00C1008AA0080AA98B7C034D03002240A081D0288E0850C000178B1000994354007555E06008380708604400000180000210006080A30C18180000000047A0011133AFAB08400121391600010071300028A3A40004200086950001298C1002EACC007E00000900000E38000010013C146000C0200000000CB0A0064810D0658C06C06242000820242C016C424B6D3F718C0003E3008003C0402000F01008003C040000000F0F8C000000008442212E20000B181084210FF1892631A61C1C61DEC38E000060603C60000128000075E1E1F281FC1E200",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y29_N8
\u0|mm_interconnect_0|cmd_mux_003|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(25) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|d_writedata\(25),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\);

-- Location: LCCOMB_X38_Y29_N26
\u0|mm_interconnect_0|cmd_mux_003|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(26),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\);

-- Location: LCCOMB_X38_Y29_N30
\u0|mm_interconnect_0|cmd_mux_003|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(27),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\);

-- Location: M9K_X33_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X43_Y25_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\);

-- Location: LCCOMB_X54_Y29_N20
\u0|nios2_gen2_0|cpu|F_iw[24]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[24]~7_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24),
	combout => \u0|nios2_gen2_0|cpu|F_iw[24]~7_combout\);

-- Location: LCCOMB_X54_Y29_N18
\u0|nios2_gen2_0|cpu|F_iw[24]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[24]~8_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[24]~7_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[24]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[24]~8_combout\);

-- Location: FF_X54_Y29_N19
\u0|nios2_gen2_0|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[24]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(24));

-- Location: LCCOMB_X47_Y32_N6
\u0|nios2_gen2_0|cpu|E_st_data[23]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[23]~1_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))) # (!\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datac => \u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[23]~1_combout\);

-- Location: FF_X47_Y32_N7
\u0|nios2_gen2_0|cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[23]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(23));

-- Location: LCCOMB_X47_Y30_N28
\u0|mm_interconnect_0|cmd_mux_003|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(23),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\);

-- Location: M9K_X33_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000070A668400600003040300D8816C84A040001E7140A8FFFFC33DFD5FBE687FFFFF78505055C1AA5342F7B6DBBC29DEDB6850BDEDFB70A9BD7FBBC086A0FF7C351DBDF069FF37BFE15033510D550B1A83F7CFEFB3CF77F737EC3F63EC5BF16FC30830350060C19A3E7BC2979DEFDEC77BEF6FBF7DE7C2",
	mem_init0 => X"0216DF654000E9821EA401B8EBFFDF013000020980000108840140A041109B2AAC000011A8005C008166500014815408A95560A941C0109F820B350A66C4A86B5500F961824C08926A4A874E6AA09CEA00640AB4A150042A040005DE04F167F5B4C0B501A55463F181B46003A46789DC1113109F34445880554044C0038000660018005046ED528101BB4CC099AC20FC0000010A5869020A0551241CAD1200202410061840830C28403181490818C0C0920250FFC60392000031A81F1FC353C7003C2371C00F08DC7003C237E7E7E63F0D4FFFFF7BC623118C34AFDF0A98C6318C61A800350304186AC0208231BFEA03AC6A1BF60C7BBEE1F99993105B319B00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y28_N14
\u0|nios2_gen2_0|cpu|F_iw[23]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[23]~5_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[23]~5_combout\);

-- Location: LCCOMB_X52_Y28_N12
\u0|nios2_gen2_0|cpu|F_iw[23]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[23]~4_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[23]~4_combout\);

-- Location: LCCOMB_X52_Y28_N20
\u0|nios2_gen2_0|cpu|F_iw[23]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[23]~6_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[23]~4_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[23]~5_combout\ & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[23]~5_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[23]~4_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[23]~6_combout\);

-- Location: FF_X52_Y28_N21
\u0|nios2_gen2_0|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[23]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(23));

-- Location: LCCOMB_X55_Y32_N20
\u0|nios2_gen2_0|cpu|E_st_data[22]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[22]~0_combout\ = (\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))) # (!\u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \u0|nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_st_data[22]~0_combout\);

-- Location: FF_X55_Y32_N21
\u0|nios2_gen2_0|cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[22]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(22));

-- Location: LCCOMB_X54_Y24_N24
\u0|mm_interconnect_0|cmd_mux_003|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(22) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(22),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\);

-- Location: M9K_X53_Y20_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000009D000AAA840100040C00020021C3A884A00000004140A826288030100000680DB9C01050505401A8034000000000280000045000000008A8001C080146A1300A3500082468201008515013500D40101A806000C30000000101000600C0006000A30020350183061A0E70A28000010400008206A7404022",
	mem_init0 => X"3204DE000008AB4023B2038000181B0040001002000000010000E2000020050008008000420000A0100182000E2000085800400144F40060400B0407100701C3C420007820FE0003FA4087104008ACEB0381800C23600400040208C1001005549981428C000001E07000080766668414001930CB20004C808500004408C00020000069500145294510115980AAAAE0009000000310E4C0008A5120080C02000E2810C51040E288290629014C0E1480C09602D0264002001240C1A8000263524800300402000C010080030040000000508D4999994808442212340C008A9084210851A800350000486A04400831386A05006A0000101A0801B5555F081EA95703",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y28_N8
\u0|nios2_gen2_0|cpu|F_iw[22]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[22]~2_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[22]~2_combout\);

-- Location: LCCOMB_X52_Y28_N6
\u0|nios2_gen2_0|cpu|F_iw[22]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[22]~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[22]~1_combout\);

-- Location: LCCOMB_X52_Y28_N26
\u0|nios2_gen2_0|cpu|F_iw[22]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[22]~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[22]~1_combout\) # ((\u0|nios2_gen2_0|cpu|F_iw[22]~2_combout\ & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[22]~2_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[22]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[22]~3_combout\);

-- Location: FF_X52_Y28_N27
\u0|nios2_gen2_0|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[22]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(22));

-- Location: LCCOMB_X52_Y33_N10
\u0|nios2_gen2_0|cpu|R_src2_lo[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[2]~4_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(8)))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[2]~4_combout\);

-- Location: FF_X52_Y33_N11
\u0|nios2_gen2_0|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[2]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(2));

-- Location: LCCOMB_X52_Y33_N6
\u0|nios2_gen2_0|cpu|E_logic_result[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(2) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|E_src1\(2) & \u0|nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(2) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (\u0|nios2_gen2_0|cpu|E_src1\(2))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|E_src1\(2) & !\u0|nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(2),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(2),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\);

-- Location: LCCOMB_X51_Y36_N20
\u0|nios2_gen2_0|cpu|W_alu_result[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[2]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[2]~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[2]~15_combout\);

-- Location: FF_X51_Y36_N21
\u0|nios2_gen2_0|cpu|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[2]~15_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(2));

-- Location: LCCOMB_X49_Y31_N10
\u0|mm_interconnect_0|cmd_mux_003|src_data[38]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(38) = (\u0|nios2_gen2_0|cpu|F_pc\(0) & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(2))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(0) & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

-- Location: M9K_X33_Y21_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000FFFFFFFF0000000011E003FFF95770D4D9CC45294279FFD86F000000887E3F880820060200001FC00108041F9F9FC87F80FE000208102FC008201F800084003F9080900001FE00000FF002001FC90001007F00FF03FC0007F80000000000000A424000000000000000F0100FF0102047F22820FC0004410001208004081000F",
	mem_init0 => X"A80130000019DFE1334487A5973072802211300110003ACD74B243AAB9AEAB3C0A198952E26C488A9506D200642B200329E0509103501DB88202287A7C068BE3255F81D92420E81CE0391E5E2409FFD45F07CAD64B753C0410E0159600E96C8139C9E780009096D5009A28354AB8A6BC994F627C75543884FD6377ED068262E03100000001327BF820749DC1FFE1A0A8000000051284B200EFD7F0855EAEB8C9F0CF3D862F0EC300B9E8600AF0B428093E4B9000001000000087F800000FF00054A2000015288000054A20008080800A3FC000000000000000FE00003F8000000007F800FF000005FE000000F0105E0801FE000040042007FFFFFF385FFDFF06",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X40_Y21_N16
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~5_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~5_combout\);

-- Location: LCCOMB_X52_Y28_N24
\u0|nios2_gen2_0|cpu|F_iw[27]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[27]~56_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[27]~56_combout\);

-- Location: LCCOMB_X52_Y28_N0
\u0|nios2_gen2_0|cpu|F_iw[27]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[27]~57_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[27]~56_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[27]~56_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[27]~57_combout\);

-- Location: FF_X52_Y28_N1
\u0|nios2_gen2_0|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[27]~57_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(27));

-- Location: LCCOMB_X57_Y31_N18
\u0|nios2_gen2_0|cpu|E_src1[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[15]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(19),
	datad => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_src1[15]~2_combout\);

-- Location: FF_X57_Y31_N19
\u0|nios2_gen2_0|cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[15]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(15));

-- Location: LCCOMB_X56_Y32_N24
\u0|nios2_gen2_0|cpu|E_logic_result[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[15]~4_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(15) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(15)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(15) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(15)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(15),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(15),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[15]~4_combout\);

-- Location: LCCOMB_X56_Y30_N20
\u0|nios2_gen2_0|cpu|W_alu_result[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[15]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[15]~4_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[15]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~50_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[15]~2_combout\);

-- Location: FF_X56_Y30_N21
\u0|nios2_gen2_0|cpu|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[15]~2_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(15));

-- Location: LCCOMB_X57_Y28_N10
\u0|mm_interconnect_0|cmd_mux_003|src_data[51]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(51) = (\u0|nios2_gen2_0|cpu|W_alu_result\(15) & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(13))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(15) & (((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|nios2_gen2_0|cpu|F_pc\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(15),
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(13),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(51));

-- Location: LCCOMB_X57_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ = \u0|mm_interconnect_0|cmd_mux_003|src_data\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_003|src_data\(51),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X57_Y28_N1
\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\,
	ena => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: M9K_X33_Y27_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000FFFFFFFC221003BFF840000000244071F65E7FF86B00000000761B800000000000001EC00000001D8D8DC07B8076000000000EC000001D800000003B8000000001EE00000F7000001EC000000077007703DC0007B800000000000000000000000000000000F0000F70000003B00000EC0000000000000000000000E",
	mem_init0 => X"0000000000000F00000007800000000040041402000840010000A004002000000000820002000000100102000A20000850000000040A004000008005000101000020041800020000018007100000FD0120118010117104040002090000000000000C000C40804001803458072C5D000000101002000040C10200020E08400006000D210001A80004106A0002FFE2C000140000030084C1103FFD600000000000000000000000000000000000000000001E039000000000000007B800000F7000000000000000000000000000000000003DC000000000000000F600003B8000000007B80077000001EE000000F001EE0001EE000000000007E000180800000300",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X37_Y27_N16
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\);

-- Location: LCCOMB_X54_Y29_N28
\u0|nios2_gen2_0|cpu|F_iw[26]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[26]~11_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26),
	combout => \u0|nios2_gen2_0|cpu|F_iw[26]~11_combout\);

-- Location: LCCOMB_X54_Y29_N14
\u0|nios2_gen2_0|cpu|F_iw[26]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[26]~12_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[26]~11_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[26]~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[26]~12_combout\);

-- Location: FF_X54_Y29_N15
\u0|nios2_gen2_0|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[26]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(26));

-- Location: LCCOMB_X54_Y35_N10
\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(26))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(21))))) # 
-- (!\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(26),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(21),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\);

-- Location: FF_X54_Y35_N11
\u0|nios2_gen2_0|cpu|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(4));

-- Location: LCCOMB_X50_Y32_N0
\u0|nios2_gen2_0|cpu|d_writedata[24]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[24]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[24]~0_combout\);

-- Location: FF_X50_Y32_N1
\u0|nios2_gen2_0|cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[24]~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(24));

-- Location: LCCOMB_X41_Y32_N20
\u0|mm_interconnect_0|cmd_mux_003|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(24),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\);

-- Location: M9K_X33_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000FFFFFF0300C003A01800000000040800000001884B00000000761B800000000000001EC00000001D8D8DC07B8076000000000EC000001D800000003B8000000001EE00000F7000001EC000000077007703DC0007B800000000000000000000000000000000F0000F70000003B00000EC0000000000000000000000E",
	mem_init0 => X"00000000000009000000018000000000028001401400000000000C000000004000000000000000A0000000000002000002000000000000014000000000000000000000000000000000000000000084000000000802402F00000000000000000009006600000000000000100040100E48000C206010002400A00001000400008000000000000063000000110080600000000000040008000080C020708040412E5B00000000000000000000000000000012021000000000000007B800000F7000000000000000000000000000000000003DC000000000000000F600003B8000000007B80077000001EE000000F001EE0001EE000000000007FFE01B081BFC0300",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y26_N16
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\);

-- Location: LCCOMB_X54_Y29_N24
\u0|nios2_gen2_0|cpu|F_iw[25]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[25]~9_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25),
	combout => \u0|nios2_gen2_0|cpu|F_iw[25]~9_combout\);

-- Location: LCCOMB_X54_Y29_N4
\u0|nios2_gen2_0|cpu|F_iw[25]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[25]~10_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[25]~9_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[25]~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[25]~10_combout\);

-- Location: FF_X54_Y29_N5
\u0|nios2_gen2_0|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[25]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(25));

-- Location: LCCOMB_X54_Y35_N8
\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(25))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(20))))) # 
-- (!\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(25),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(20),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\);

-- Location: FF_X54_Y35_N9
\u0|nios2_gen2_0|cpu|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(3));

-- Location: LCCOMB_X56_Y32_N22
\u0|nios2_gen2_0|cpu|d_writedata[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\ = \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\);

-- Location: FF_X56_Y32_N23
\u0|nios2_gen2_0|cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(0));

-- Location: LCCOMB_X47_Y30_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(0) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\);

-- Location: FF_X47_Y30_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X43_Y28_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X49_Y28_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\);

-- Location: FF_X49_Y28_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(5));

-- Location: FF_X50_Y28_N3
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X50_Y28_N0
\u0|nios2_gen2_0|cpu|F_iw[5]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[5]~30_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(5) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5) & 
-- (((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(5) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[5]~30_combout\);

-- Location: LCCOMB_X52_Y32_N0
\u0|nios2_gen2_0|cpu|F_iw[5]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[5]~31_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[5]~30_combout\) # (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~10_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[5]~30_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[5]~31_combout\);

-- Location: FF_X52_Y32_N1
\u0|nios2_gen2_0|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[5]~31_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(5));

-- Location: LCCOMB_X56_Y37_N30
\u0|nios2_gen2_0|cpu|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & \u0|nios2_gen2_0|cpu|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|Equal0~3_combout\);

-- Location: LCCOMB_X56_Y36_N12
\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(15) & \u0|nios2_gen2_0|cpu|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\);

-- Location: LCCOMB_X57_Y36_N28
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ = (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ & (((!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~12_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\);

-- Location: LCCOMB_X57_Y36_N14
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ = (!\u0|nios2_gen2_0|cpu|Equal62~4_combout\ & (!\u0|nios2_gen2_0|cpu|Equal62~5_combout\ & (!\u0|nios2_gen2_0|cpu|Equal62~9_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~4_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LCCOMB_X54_Y37_N22
\u0|nios2_gen2_0|cpu|Equal0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~14_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(2) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & \u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|Equal0~14_combout\);

-- Location: LCCOMB_X57_Y36_N24
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ = (!\u0|nios2_gen2_0|cpu|Equal0~14_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal62~8_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\);

-- Location: LCCOMB_X57_Y36_N2
\u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\);

-- Location: LCCOMB_X57_Y36_N4
\u0|nios2_gen2_0|cpu|Equal62~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal62~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal62~2_combout\);

-- Location: LCCOMB_X58_Y36_N22
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ = ((!\u0|nios2_gen2_0|cpu|Equal0~7_combout\) # (!\u0|nios2_gen2_0|cpu|D_iw\(15))) # (!\u0|nios2_gen2_0|cpu|Equal62~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~9_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\);

-- Location: LCCOMB_X57_Y36_N22
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal62~0_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~2_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\);

-- Location: LCCOMB_X57_Y36_N20
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ = (\u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\ & (((!\u0|nios2_gen2_0|cpu|Equal62~5_combout\ & !\u0|nios2_gen2_0|cpu|Equal62~6_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\ 
-- & (((!\u0|nios2_gen2_0|cpu|Equal62~6_combout\)) # (!\u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X57_Y36_N0
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\);

-- Location: LCCOMB_X54_Y35_N14
\u0|nios2_gen2_0|cpu|Equal0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~17_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|Equal0~17_combout\);

-- Location: LCCOMB_X54_Y35_N16
\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(23))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(23),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(18),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X54_Y35_N20
\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~17_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~17_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\);

-- Location: FF_X54_Y35_N21
\u0|nios2_gen2_0|cpu|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(1));

-- Location: FF_X47_Y31_N21
\u0|nios2_gen2_0|cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(3));

-- Location: LCCOMB_X47_Y31_N20
\u0|mm_interconnect_0|cmd_mux_003|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\ = (\u0|nios2_gen2_0|cpu|d_writedata\(3) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(3),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\);

-- Location: M9K_X33_Y31_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C8A0000000000020000000000000000FFFFFFFF000000005C2008400314402933A022097801000294D3BEFE9C09E47808204C300900013800000C4272722204488988C48204212312080262312368046468844080118008008E0620812060410008C488E02230404740B160064100CAC2C0040C018B0028000038508C0000044E0000128625C3118961880C1831C01",
	mem_init0 => X"F6A1A48817B9D0EBF354B0379B8474ABF233709F91A33FFDF4F3EFABFFBEBFFE047BB9DBFB7CFC8EF58FD6A97FAFF0FBFFF021F91FC89FF2AEECE87F7EAFCBF2157F81FF82C3FEBFE17C147FFE01039FFE07CBEDFA8EF870A5FBFFC65AE97FC1001800590E35FC87CB7F7FEFFFFFE961CCD0FE87833347FD4A37303FE96EEE1FBDC2060DADF00024F77C0027001F3F826FD4DE93770F3EE4F00298C0C6637FF1F4CFA5033FD28185DD28582F7D54349B60EC2100083800000800463028008C177EC36BE5DFB0DAF977EC36BDDDDDDC00023000000214AA552D0981EF446421084200464988C4182611000305000011D80011E021E30C20184000208060020004",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X61_Y32_N2
\u0|mm_interconnect_0|rsp_mux|src_data[3]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[3]~8_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[3]~8_combout\);

-- Location: LCCOMB_X50_Y28_N8
\u0|nios2_gen2_0|cpu|F_iw[3]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[3]~25_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3)) # 
-- ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(3) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(3) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3),
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[3]~25_combout\);

-- Location: LCCOMB_X56_Y31_N16
\u0|nios2_gen2_0|cpu|F_iw[3]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[3]~26_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[3]~25_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_data[3]~8_combout\))) # (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[3]~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[3]~25_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[3]~26_combout\);

-- Location: FF_X56_Y31_N17
\u0|nios2_gen2_0|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[3]~26_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(3));

-- Location: LCCOMB_X55_Y37_N22
\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (((\u0|nios2_gen2_0|cpu|D_iw\(2)) # (!\u0|nios2_gen2_0|cpu|D_iw\(4))) # (!\u0|nios2_gen2_0|cpu|D_iw\(5)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(3) & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(4)) # (\u0|nios2_gen2_0|cpu|D_iw\(5) $ (\u0|nios2_gen2_0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X55_Y37_N0
\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|D_iw\(5)) # (\u0|nios2_gen2_0|cpu|D_iw\(2))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(3) & (\u0|nios2_gen2_0|cpu|D_iw\(5) & 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & \u0|nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X55_Y37_N2
\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(1) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & ((!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(1) & ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & ((!\u0|nios2_gen2_0|cpu|D_iw\(0)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\);

-- Location: LCCOMB_X54_Y35_N18
\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~4_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(22))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(17))))) # 
-- (!\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(22),
	datac => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(17),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~4_combout\);

-- Location: FF_X54_Y35_N19
\u0|nios2_gen2_0|cpu|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_dst_regnum\(0));

-- Location: LCCOMB_X55_Y31_N4
\u0|nios2_gen2_0|cpu|R_src2_lo[6]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[6]~17_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\u0|nios2_gen2_0|cpu|D_iw\(12)))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[6]~17_combout\);

-- Location: FF_X55_Y31_N5
\u0|nios2_gen2_0|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[6]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(6));

-- Location: LCCOMB_X56_Y35_N4
\u0|nios2_gen2_0|cpu|E_logic_result[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[6]~11_combout\ = (\u0|nios2_gen2_0|cpu|E_src2\(6) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src1\(6)))))) # (!\u0|nios2_gen2_0|cpu|E_src2\(6) & 
-- ((\u0|nios2_gen2_0|cpu|E_src1\(6) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src1\(6) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(6),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(6),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[6]~11_combout\);

-- Location: LCCOMB_X55_Y35_N6
\u0|nios2_gen2_0|cpu|W_alu_result[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[6]~11_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[6]~11_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[6]~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[6]~11_combout\);

-- Location: FF_X55_Y35_N7
\u0|nios2_gen2_0|cpu|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[6]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(6));

-- Location: LCCOMB_X52_Y36_N16
\u0|mm_interconnect_0|router|Equal10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal10~1_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(5) & (\u0|mm_interconnect_0|router|Equal2~1_combout\ & \u0|mm_interconnect_0|router|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datac => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	datad => \u0|mm_interconnect_0|router|Equal10~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal10~1_combout\);

-- Location: LCCOMB_X55_Y35_N2
\u0|mm_interconnect_0|router|Equal3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal3~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(8) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(7) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(13) & !\u0|nios2_gen2_0|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \u0|mm_interconnect_0|router|Equal3~0_combout\);

-- Location: LCCOMB_X52_Y35_N22
\u0|mm_interconnect_0|router|Equal3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal3~1_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (\u0|mm_interconnect_0|router|Equal1~0_combout\ & (\u0|mm_interconnect_0|router|Equal3~0_combout\ & \u0|mm_interconnect_0|router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datab => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal3~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal3~1_combout\);

-- Location: LCCOMB_X51_Y35_N24
\u0|mm_interconnect_0|cmd_demux|sink_ready~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ = (!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|router|Equal3~1_combout\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|router|Equal3~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~q\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\);

-- Location: LCCOMB_X51_Y35_N22
\u0|mm_interconnect_0|cmd_demux|WideOr0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ = (\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\) # ((\u0|mm_interconnect_0|router|Equal10~1_combout\ & (\u0|jtag_uart_0|av_waitrequest~q\ & 
-- !\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal10~1_combout\,
	datab => \u0|jtag_uart_0|av_waitrequest~q\,
	datac => \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X58_Y35_N2
\u0|mm_interconnect_0|cmd_demux|WideOr0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\ = (\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ & ((\u0|timer_0|period_l_wr_strobe~4_combout\) # 
-- ((\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\ & \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\)))) # (!\u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (((\u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\ & \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \u0|timer_0|period_l_wr_strobe~4_combout\,
	datac => \u0|mm_interconnect_0|pio_bouton_s1_translator|wait_latency_counter[1]~0_combout\,
	datad => \u0|mm_interconnect_0|pio_bouton_s1_agent|m0_write~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\);

-- Location: LCCOMB_X59_Y35_N10
\u0|mm_interconnect_0|cmd_demux|WideOr0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\) # 
-- ((\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~2_combout\) # (\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|WideOr0~4_combout\,
	datab => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~q\,
	datac => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg~2_combout\,
	datad => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\);

-- Location: LCCOMB_X59_Y35_N4
\u0|mm_interconnect_0|cmd_demux|WideOr0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\ = (\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\) # ((\u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\ & 
-- !\u0|mm_interconnect_0|router|src_channel[2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|WideOr0~3_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	datac => \u0|mm_interconnect_0|router|src_channel[2]~8_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|WideOr0~5_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\);

-- Location: LCCOMB_X60_Y36_N10
\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\ = (\u0|pio_2|always0~0_combout\ & (!\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\ $ 
-- (\u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|always0~0_combout\,
	datab => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|pio_0_s1_agent|m0_write~2_combout\,
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X59_Y35_N24
\u0|mm_interconnect_0|cmd_demux|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & ((\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~2_combout\) # 
-- ((\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\) # (\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~q\,
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X59_Y35_N30
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ = (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\) # 
-- (\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|cmd_demux|WideOr0~6_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X58_Y34_N12
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\) # 
-- ((\u0|nios2_gen2_0|cpu|d_write~q\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|d_write~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\);

-- Location: FF_X58_Y34_N13
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X58_Y34_N4
\u0|onchip_memory2_0|wren~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|wren~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) # ((!\u0|nios2_gen2_0|cpu|d_write~q\) # 
-- (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|d_write~q\,
	combout => \u0|onchip_memory2_0|wren~0_combout\);

-- Location: LCCOMB_X57_Y28_N12
\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1) = (\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & (!\u0|onchip_memory2_0|wren~0_combout\ & \u0|mm_interconnect_0|cmd_mux_003|src_data\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \u0|onchip_memory2_0|wren~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_003|src_data\(51),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1));

-- Location: M9K_X73_Y28_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003D80000000000004000000000000000000000000000000004C3100000000000000101010050000250005D37020004000200000100101000000000000000010000000200000000000000000080001000000408806500045000000200000002440000003001800528000021224020220001010100080910244000B400000AB56A80000000000201000080800048900000",
	mem_init0 => X"06000841400C201A28A82008404AA6000004070000084E64700800078C8E0000410002000002000000400004000002000002080000024705C022040001C0200904174C000825E800060082000042005ABD300A055E8AC20804A04801040140088000000081003C400A8F02E80000900222201100088880C20088880610111106001C485042048000008120000001A05003DDC4248F29A1E29022000024120005AE11221043010828091101483008802001000444724214E9E44000520840004C013CB623004F2D98C013CB6444664530000010110A4031184000040400010040100001340022824000067048020AA00004000100012482000000204240020001",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y28_N4
\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~4_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\)) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~4_combout\);

-- Location: LCCOMB_X50_Y28_N4
\u0|nios2_gen2_0|cpu|F_iw[6]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[6]~45_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6)) # 
-- ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(6) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(6) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6),
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(6),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[6]~45_combout\);

-- Location: LCCOMB_X52_Y30_N22
\u0|nios2_gen2_0|cpu|F_iw[6]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[6]~46_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[6]~45_combout\) # ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~4_combout\ & 
-- \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~4_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[6]~45_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[6]~46_combout\);

-- Location: FF_X52_Y30_N23
\u0|nios2_gen2_0|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[6]~46_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(6));

-- Location: LCCOMB_X52_Y33_N8
\u0|nios2_gen2_0|cpu|R_src2_lo[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[0]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(6))) # (!\u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|R_src2_lo[3]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \u0|nios2_gen2_0|cpu|R_src2_lo~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[0]~6_combout\);

-- Location: FF_X52_Y33_N9
\u0|nios2_gen2_0|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[0]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(0));

-- Location: LCCOMB_X55_Y33_N0
\u0|nios2_gen2_0|cpu|Add1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~4_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(0) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_src2\(0),
	datac => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~4_combout\);

-- Location: LCCOMB_X54_Y34_N0
\u0|nios2_gen2_0|cpu|W_alu_result[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[0]~16_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[0]~31_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[0]~31_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[0]~16_combout\);

-- Location: FF_X54_Y34_N1
\u0|nios2_gen2_0|cpu|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[0]~16_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(0));

-- Location: LCCOMB_X56_Y29_N14
\u0|nios2_gen2_0|cpu|av_ld_rshift8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & (\u0|nios2_gen2_0|cpu|W_alu_result\(0) & (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(1)))) # 
-- (!\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(1)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(0) & !\u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(0),
	datab => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	datac => \u0|nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(1),
	combout => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\);

-- Location: FF_X49_Y27_N7
\u0|opencores_i2c_0|i2c_master_top_inst|ctr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|ctr~2_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|ctr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(0));

-- Location: LCCOMB_X51_Y24_N18
\u0|opencores_i2c_0|i2c_master_top_inst|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (\u0|mm_interconnect_0|cmd_mux_001|src_data\(39))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & 
-- ((\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & (\u0|opencores_i2c_0|i2c_master_top_inst|ctr\(0))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & ((\u0|opencores_i2c_0|i2c_master_top_inst|prer\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|ctr\(0),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~0_combout\);

-- Location: LCCOMB_X51_Y24_N12
\u0|opencores_i2c_0|i2c_master_top_inst|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux7~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(0)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux7~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|prer\(8))))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38) & (\u0|opencores_i2c_0|i2c_master_top_inst|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|prer\(8),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|sr\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~1_combout\);

-- Location: LCCOMB_X50_Y27_N16
\u0|opencores_i2c_0|i2c_master_top_inst|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\) # ((\u0|opencores_i2c_0|i2c_master_top_inst|Mux7~1_combout\)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~1_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|irq_flag~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~2_combout\);

-- Location: LCCOMB_X50_Y27_N2
\u0|opencores_i2c_0|i2c_master_top_inst|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~3_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux7~2_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|cr\(0)) # ((!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\)))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|Mux7~2_combout\ & (((\u0|opencores_i2c_0|i2c_master_top_inst|txr\(0) & \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(0),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~2_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|txr\(0),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~3_combout\);

-- Location: LCCOMB_X50_Y27_N0
\u0|opencores_i2c_0|i2c_master_top_inst|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~4_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|Mux7~3_combout\ & (((!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\) # (!\u0|mm_interconnect_0|cmd_mux_001|src_data\(38))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~1_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~3_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[7]~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~4_combout\);

-- Location: FF_X50_Y27_N1
\u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|Mux7~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(0));

-- Location: FF_X50_Y28_N27
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|opencores_i2c_0|i2c_master_top_inst|wb_dat_o\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X50_Y28_N24
\u0|mm_interconnect_0|rsp_mux|src_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(0) & ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)))) # (!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(0) & 
-- (((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\);

-- Location: LCCOMB_X52_Y35_N2
\u0|jtag_uart_0|av_readdata[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|jtag_uart_0|av_readdata[0]~0_combout\ = (\u0|jtag_uart_0|read_0~q\ & ((\u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0)))) # (!\u0|jtag_uart_0|read_0~q\ & (\u0|jtag_uart_0|ien_AF~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|ien_AF~q\,
	datac => \u0|jtag_uart_0|the_lab3_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0),
	datad => \u0|jtag_uart_0|read_0~q\,
	combout => \u0|jtag_uart_0|av_readdata[0]~0_combout\);

-- Location: FF_X52_Y35_N3
\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|jtag_uart_0|av_readdata[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: FF_X67_Y36_N25
\u0|pio_0|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_0|data_out\(0));

-- Location: LCCOMB_X61_Y32_N16
\u0|pio_0|readdata[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_0|readdata\(0) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|pio_0|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|pio_0|data_out\(0),
	combout => \u0|pio_0|readdata\(0));

-- Location: FF_X61_Y32_N17
\u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_0|readdata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X59_Y35_N22
\u0|mm_interconnect_0|rsp_mux|src_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\ = (\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & ((\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0))))) # (!\u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0) & 
-- (((\u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\);

-- Location: FF_X67_Y39_N25
\u0|pio_1|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_1|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_1|data_out\(0));

-- Location: LCCOMB_X61_Y33_N6
\u0|pio_1|readdata[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_1|readdata\(0) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|pio_1|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|pio_1|data_out\(0),
	combout => \u0|pio_1|readdata\(0));

-- Location: FF_X61_Y33_N7
\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_1|readdata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0));

-- Location: FF_X67_Y39_N27
\u0|pio_2|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_2|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_2|data_out\(0));

-- Location: LCCOMB_X61_Y33_N28
\u0|pio_2|readdata[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_2|readdata\(0) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|pio_2|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|pio_2|data_out\(0),
	combout => \u0|pio_2|readdata\(0));

-- Location: FF_X61_Y33_N29
\u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_2|readdata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X61_Y33_N16
\u0|mm_interconnect_0|rsp_mux|src_data[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout\ = (\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0) & ((\u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0))))) # (!\u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0) & 
-- (((\u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0),
	datab => \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout\);

-- Location: FF_X67_Y36_N3
\u0|pio_4|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_4|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_4|data_out\(0));

-- Location: LCCOMB_X61_Y33_N4
\u0|pio_4|readdata[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_4|readdata\(0) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & \u0|pio_4|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \u0|pio_4|data_out\(0),
	combout => \u0|pio_4|readdata\(0));

-- Location: FF_X61_Y33_N5
\u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_4|readdata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X47_Y36_N0
\u0|timer_0|read_mux_out[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~0_combout\ = (\u0|timer_0|Equal6~1_combout\ & (((\u0|timer_0|period_h_register\(0) & \u0|timer_0|Equal6~0_combout\)) # (!\u0|timer_0|period_l_register\(0)))) # (!\u0|timer_0|Equal6~1_combout\ & 
-- (((\u0|timer_0|period_h_register\(0) & \u0|timer_0|Equal6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~1_combout\,
	datab => \u0|timer_0|period_l_register\(0),
	datac => \u0|timer_0|period_h_register\(0),
	datad => \u0|timer_0|Equal6~0_combout\,
	combout => \u0|timer_0|read_mux_out[0]~0_combout\);

-- Location: LCCOMB_X47_Y35_N18
\u0|timer_0|read_mux_out[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~2_combout\ = (\u0|timer_0|Equal6~4_combout\ & ((\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|timer_0|control_register\(0)))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|timer_0|timeout_occurred~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \u0|timer_0|timeout_occurred~q\,
	datac => \u0|timer_0|control_register\(0),
	datad => \u0|timer_0|Equal6~4_combout\,
	combout => \u0|timer_0|read_mux_out[0]~2_combout\);

-- Location: FF_X45_Y35_N3
\u0|timer_0|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|internal_counter\(16),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(16));

-- Location: LCCOMB_X45_Y35_N0
\u0|timer_0|counter_snapshot[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|counter_snapshot[0]~0_combout\ = !\u0|timer_0|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|timer_0|internal_counter\(0),
	combout => \u0|timer_0|counter_snapshot[0]~0_combout\);

-- Location: FF_X45_Y35_N1
\u0|timer_0|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|counter_snapshot[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|timer_0|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|counter_snapshot\(0));

-- Location: LCCOMB_X45_Y35_N2
\u0|timer_0|read_mux_out[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out[0]~1_combout\ = (\u0|timer_0|Equal6~3_combout\ & ((\u0|timer_0|counter_snapshot\(0)) # ((\u0|timer_0|Equal6~2_combout\ & \u0|timer_0|counter_snapshot\(16))))) # (!\u0|timer_0|Equal6~3_combout\ & (\u0|timer_0|Equal6~2_combout\ & 
-- (\u0|timer_0|counter_snapshot\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|Equal6~3_combout\,
	datab => \u0|timer_0|Equal6~2_combout\,
	datac => \u0|timer_0|counter_snapshot\(16),
	datad => \u0|timer_0|counter_snapshot\(0),
	combout => \u0|timer_0|read_mux_out[0]~1_combout\);

-- Location: LCCOMB_X47_Y33_N24
\u0|timer_0|read_mux_out[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|timer_0|read_mux_out\(0) = (\u0|timer_0|read_mux_out[0]~0_combout\) # ((\u0|timer_0|read_mux_out[0]~2_combout\) # (\u0|timer_0|read_mux_out[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|timer_0|read_mux_out[0]~0_combout\,
	datab => \u0|timer_0|read_mux_out[0]~2_combout\,
	datac => \u0|timer_0|read_mux_out[0]~1_combout\,
	combout => \u0|timer_0|read_mux_out\(0));

-- Location: FF_X47_Y33_N25
\u0|timer_0|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|timer_0|read_mux_out\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|timer_0|readdata\(0));

-- Location: FF_X61_Y33_N27
\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|timer_0|readdata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X61_Y33_N26
\u0|mm_interconnect_0|rsp_mux|src_data[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~4_combout\ = (\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(0)) # 
-- ((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0))))) # (!\u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0) & \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_4_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_4_s1_translator|av_readdata_pre\(0),
	datac => \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~4_combout\);

-- Location: LCCOMB_X51_Y36_N30
\u0|pio_bouton|read_mux_out~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_bouton|read_mux_out~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (\u0|pio_bouton|irq_mask~q\)) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & ((\bouton~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_bouton|irq_mask~q\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \bouton~input_o\,
	combout => \u0|pio_bouton|read_mux_out~0_combout\);

-- Location: LCCOMB_X51_Y36_N16
\u0|pio_bouton|read_mux_out~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_bouton|read_mux_out~1_combout\ = (\u0|pio_bouton|read_mux_out~0_combout\) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(2) & (\u0|pio_bouton|edge_capture~q\ & \u0|nios2_gen2_0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_bouton|read_mux_out~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \u0|pio_bouton|edge_capture~q\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \u0|pio_bouton|read_mux_out~1_combout\);

-- Location: FF_X51_Y36_N17
\u0|pio_bouton|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_bouton|read_mux_out~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_bouton|readdata\(0));

-- Location: FF_X62_Y35_N17
\u0|mm_interconnect_0|pio_bouton_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|pio_bouton|readdata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_bouton_s1_translator|av_readdata_pre\(0));

-- Location: FF_X62_Y35_N1
\u0|pio_3|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|pio_3|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|pio_3|data_out\(0));

-- Location: LCCOMB_X62_Y35_N18
\u0|pio_3|readdata[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|pio_3|readdata\(0) = (!\u0|nios2_gen2_0|cpu|W_alu_result\(3) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(2) & \u0|pio_3|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(3),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \u0|pio_3|data_out\(0),
	combout => \u0|pio_3|readdata\(0));

-- Location: FF_X62_Y35_N19
\u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|pio_3|readdata\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X62_Y35_N16
\u0|mm_interconnect_0|rsp_mux|src_data[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~3_combout\ = (\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(0)) # 
-- ((\u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|pio_bouton_s1_translator|av_readdata_pre\(0))))) # (!\u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|pio_bouton_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|pio_3_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|pio_bouton_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|pio_bouton_s1_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|pio_3_s1_translator|av_readdata_pre\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~3_combout\);

-- Location: LCCOMB_X61_Y33_N14
\u0|mm_interconnect_0|rsp_mux|src_data[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~5_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[0]~4_combout\) # 
-- (\u0|mm_interconnect_0|rsp_mux|src_data[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[0]~2_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[0]~4_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[0]~3_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~5_combout\);

-- Location: M9K_X53_Y26_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000FFFF00F288A0751FF8413054C8454D00024CFFD06100000101A21183D7DCB3CDF4FAEC47FFFFF1A88888C8B18562052A28B9D454A8A2E8814A8C93D1919371992EC63277F631D8D76C571B2AFFA30063058D003B183D0C1AE934D535212A83D27A44BD12EF6487063000000311F69F4579DA2C6C769636E264C6374",
	mem_init0 => X"0000400000000700000007000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C000000000001710000000000000000000039C1E78000000000000000100000069C110F007874443800B54047C0068000E00000000000007BC000001DC07FE0000000000100000000000FD5400000000000000000000000000000000000000000000E03802200079200000B180D4636320300000110C0000044300000132323220AD8C9999841C603018E62EB439198C6318C7B180063010418C6C0008260400607BAC61AD618921DE31FFFDE1817FDFE00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y29_N28
\u0|nios2_gen2_0|cpu|F_iw[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[0]~0_combout\ = (\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[0]~0_combout\);

-- Location: LCCOMB_X58_Y32_N18
\u0|mm_interconnect_0|rsp_mux|src_data[0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout\ = (\u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\) # ((\u0|mm_interconnect_0|rsp_mux|src_data[0]~5_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|F_iw[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_data[0]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[0]~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout\);

-- Location: LCCOMB_X57_Y32_N24
\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~33_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & ((\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0))) # (!\u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\ & 
-- ((\u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout\))))) # (!\u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ & (((\u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte1_data\(0),
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[0]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~33_combout\);

-- Location: FF_X57_Y32_N25
\u0|nios2_gen2_0|cpu|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~33_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X59_Y37_N24
\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|W_cmp_result~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_cmp_result~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\);

-- Location: LCCOMB_X59_Y33_N6
\u0|nios2_gen2_0|cpu|D_op_eret\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_eret~combout\ = (\u0|nios2_gen2_0|cpu|Equal62~12_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_op_eret~combout\);

-- Location: LCCOMB_X52_Y30_N2
\u0|nios2_gen2_0|cpu|Equal132~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal132~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(6) & (!\u0|nios2_gen2_0|cpu|D_iw\(7) & (!\u0|nios2_gen2_0|cpu|D_iw\(8) & \u0|nios2_gen2_0|cpu|Equal136~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|Equal136~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal132~0_combout\);

-- Location: LCCOMB_X52_Y34_N28
\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & ((\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(0)))) # (!\u0|nios2_gen2_0|cpu|Equal132~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	datad => \u0|nios2_gen2_0|cpu|Equal132~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X52_Y30_N16
\u0|nios2_gen2_0|cpu|Equal134~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal134~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(6) & (\u0|nios2_gen2_0|cpu|D_iw\(7) & (!\u0|nios2_gen2_0|cpu|D_iw\(8) & \u0|nios2_gen2_0|cpu|Equal136~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|Equal136~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal134~0_combout\);

-- Location: LCCOMB_X52_Y34_N18
\u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & ((\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & ((\u0|nios2_gen2_0|cpu|E_src1\(0)))) # (!\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\)))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & (\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	datad => \u0|nios2_gen2_0|cpu|Equal134~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X52_Y34_N6
\u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_break~q\ & (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_break~q\ & ((\u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datac => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datad => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X52_Y34_N7
\u0|nios2_gen2_0|cpu|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\);

-- Location: LCCOMB_X52_Y34_N14
\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal62~12_combout\ & ((\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & ((\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\))) # (!\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|Equal62~12_combout\ & (\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X52_Y30_N12
\u0|nios2_gen2_0|cpu|Equal133~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal133~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(6) & (!\u0|nios2_gen2_0|cpu|D_iw\(7) & (!\u0|nios2_gen2_0|cpu|D_iw\(8) & \u0|nios2_gen2_0|cpu|Equal136~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(6),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(7),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(8),
	datad => \u0|nios2_gen2_0|cpu|Equal136~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal133~0_combout\);

-- Location: LCCOMB_X52_Y34_N30
\u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal133~0_combout\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & (\u0|nios2_gen2_0|cpu|E_src1\(0))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & 
-- ((\u0|nios2_gen2_0|cpu|W_estatus_reg~q\))))) # (!\u0|nios2_gen2_0|cpu|Equal133~0_combout\ & (((\u0|nios2_gen2_0|cpu|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal133~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_src1\(0),
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	datad => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X52_Y34_N10
\u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & (\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X52_Y34_N11
\u0|nios2_gen2_0|cpu|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\);

-- Location: LCCOMB_X52_Y34_N26
\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|D_op_eret~combout\ & ((\u0|nios2_gen2_0|cpu|W_estatus_reg~q\))) # (!\u0|nios2_gen2_0|cpu|D_op_eret~combout\ & 
-- (\u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_op_eret~combout\,
	datab => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: FF_X52_Y34_N27
\u0|nios2_gen2_0|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\);

-- Location: FF_X52_Y34_N13
\u0|nios2_gen2_0|cpu|W_ienable_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|E_src1\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ienable_reg\(0));

-- Location: LCCOMB_X52_Y34_N12
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ = (\u0|nios2_gen2_0|cpu|Equal133~0_combout\ & ((\u0|nios2_gen2_0|cpu|W_estatus_reg~q\) # ((\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & \u0|nios2_gen2_0|cpu|W_ienable_reg\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|Equal133~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal135~0_combout\ & (\u0|nios2_gen2_0|cpu|W_ienable_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal133~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal135~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg\(0),
	datad => \u0|nios2_gen2_0|cpu|W_estatus_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X47_Y31_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ = !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: FF_X47_Y31_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X49_Y34_N18
\u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0) & (\u0|nios2_gen2_0|cpu|W_ienable_reg\(0) & 
-- ((\u0|jtag_uart_0|av_readdata[8]~1_combout\) # (\u0|jtag_uart_0|av_readdata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datab => \u0|jtag_uart_0|av_readdata[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_ienable_reg\(0),
	datad => \u0|jtag_uart_0|av_readdata\(9),
	combout => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\);

-- Location: FF_X49_Y34_N19
\u0|nios2_gen2_0|cpu|W_ipending_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_ipending_reg\(0));

-- Location: LCCOMB_X52_Y34_N0
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal136~1_combout\ & ((\u0|nios2_gen2_0|cpu|W_ipending_reg\(0)) # ((\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\)))) # 
-- (!\u0|nios2_gen2_0|cpu|Equal136~1_combout\ & (\u0|nios2_gen2_0|cpu|Equal134~0_combout\ & ((\u0|nios2_gen2_0|cpu|W_bstatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal136~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal134~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_ipending_reg\(0),
	datad => \u0|nios2_gen2_0|cpu|W_bstatus_reg~q\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\);

-- Location: LCCOMB_X54_Y34_N30
\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\ = (\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\) # ((\u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\) # ((\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\ & 
-- \u0|nios2_gen2_0|cpu|Equal132~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datab => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal132~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\);

-- Location: FF_X54_Y34_N31
\u0|nios2_gen2_0|cpu|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X61_Y33_N0
\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\u0|nios2_gen2_0|cpu|W_control_rd_data\(0))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & 
-- ((\u0|nios2_gen2_0|cpu|W_alu_result\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_control_rd_data\(0),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(0),
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\);

-- Location: LCCOMB_X61_Y33_N18
\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\) # 
-- (\u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|av_ld_byte0_data\(0),
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\);

-- Location: LCCOMB_X56_Y31_N8
\u0|nios2_gen2_0|cpu|E_src1[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[8]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(12),
	combout => \u0|nios2_gen2_0|cpu|E_src1[8]~9_combout\);

-- Location: FF_X56_Y31_N9
\u0|nios2_gen2_0|cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[8]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(8));

-- Location: LCCOMB_X55_Y34_N12
\u0|nios2_gen2_0|cpu|E_logic_result[8]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[8]~13_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(8) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(8)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(8) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(8)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(8),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(8),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[8]~13_combout\);

-- Location: LCCOMB_X55_Y35_N8
\u0|nios2_gen2_0|cpu|W_alu_result[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[8]~9_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[8]~13_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[8]~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~36_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[8]~9_combout\);

-- Location: FF_X55_Y35_N9
\u0|nios2_gen2_0|cpu|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[8]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(8));

-- Location: LCCOMB_X49_Y31_N20
\u0|mm_interconnect_0|cmd_mux_002|src_data[44]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) = (\u0|nios2_gen2_0|cpu|W_alu_result\(8) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\u0|nios2_gen2_0|cpu|F_pc\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(8) & (((\u0|nios2_gen2_0|cpu|F_pc\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(6),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(44));

-- Location: FF_X49_Y31_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(6));

-- Location: LCCOMB_X39_Y28_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(6) & (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(7) & !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(6),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(7),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(5),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X44_Y31_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X44_Y31_N26
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\);

-- Location: LCCOMB_X47_Y28_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\);

-- Location: FF_X47_Y28_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(1));

-- Location: FF_X50_Y28_N7
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X50_Y28_N20
\u0|nios2_gen2_0|cpu|F_iw[1]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[1]~21_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(1) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1) & 
-- (((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(1) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[1]~21_combout\);

-- Location: LCCOMB_X59_Y31_N26
\u0|nios2_gen2_0|cpu|F_iw[1]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[1]~22_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[1]~21_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\))) # (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[1]~21_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_data[1]~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[1]~22_combout\);

-- Location: FF_X59_Y31_N27
\u0|nios2_gen2_0|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[1]~22_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(1));

-- Location: LCCOMB_X54_Y37_N26
\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(3) & ((\u0|nios2_gen2_0|cpu|D_iw\(2)) # (\u0|nios2_gen2_0|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\);

-- Location: LCCOMB_X50_Y32_N2
\u0|nios2_gen2_0|cpu|E_st_data[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_data[8]~9_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datac => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|E_st_data[8]~9_combout\);

-- Location: FF_X50_Y32_N3
\u0|nios2_gen2_0|cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_data[8]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(8));

-- Location: LCCOMB_X46_Y28_N12
\u0|mm_interconnect_0|cmd_mux_002|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(8),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\);

-- Location: FF_X46_Y28_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X43_Y28_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18_combout\);

-- Location: LCCOMB_X39_Y28_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\);

-- Location: FF_X39_Y28_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(9));

-- Location: FF_X59_Y31_N9
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X59_Y31_N6
\u0|nios2_gen2_0|cpu|F_iw[9]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[9]~41_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|nios2_gen2_0|cpu|F_iw[9]~41_combout\);

-- Location: LCCOMB_X59_Y31_N20
\u0|nios2_gen2_0|cpu|F_iw[9]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[9]~42_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[9]~41_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9),
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[9]~41_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[9]~42_combout\);

-- Location: FF_X59_Y31_N21
\u0|nios2_gen2_0|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[9]~42_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(9));

-- Location: LCCOMB_X56_Y31_N24
\u0|nios2_gen2_0|cpu|E_src1[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src1[5]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\u0|nios2_gen2_0|cpu|R_src1~32_combout\ & 
-- (\u0|nios2_gen2_0|cpu|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(9),
	datab => \u0|nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \u0|nios2_gen2_0|cpu|E_src1[5]~12_combout\);

-- Location: FF_X56_Y31_N25
\u0|nios2_gen2_0|cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_src1[5]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src1\(5));

-- Location: LCCOMB_X55_Y33_N28
\u0|nios2_gen2_0|cpu|E_logic_result[5]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[5]~1_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(5) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(5)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(5) & 
-- ((\u0|nios2_gen2_0|cpu|E_src2\(5) & ((\u0|nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\u0|nios2_gen2_0|cpu|E_src2\(5) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \u0|nios2_gen2_0|cpu|E_src1\(5),
	datac => \u0|nios2_gen2_0|cpu|E_src2\(5),
	datad => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[5]~1_combout\);

-- Location: LCCOMB_X55_Y35_N24
\u0|nios2_gen2_0|cpu|W_alu_result[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[5]~12_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[5]~1_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[5]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~18_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[5]~12_combout\);

-- Location: FF_X55_Y35_N25
\u0|nios2_gen2_0|cpu|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[5]~12_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(5));

-- Location: LCCOMB_X51_Y32_N2
\u0|mm_interconnect_0|router|src_channel[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|src_channel[2]~9_combout\ = (\u0|mm_interconnect_0|router|Equal2~1_combout\ & ((\u0|nios2_gen2_0|cpu|W_alu_result\(7) & ((!\u0|nios2_gen2_0|cpu|W_alu_result\(6)))) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(7) & 
-- (\u0|nios2_gen2_0|cpu|W_alu_result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datad => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	combout => \u0|mm_interconnect_0|router|src_channel[2]~9_combout\);

-- Location: LCCOMB_X52_Y35_N8
\u0|mm_interconnect_0|router|src_channel[2]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|src_channel[2]~8_combout\ = (\u0|mm_interconnect_0|router|src_channel[2]~9_combout\) # ((\u0|mm_interconnect_0|router|Equal10~1_combout\) # (\u0|mm_interconnect_0|router|Equal3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|src_channel[2]~9_combout\,
	datab => \u0|mm_interconnect_0|router|Equal10~1_combout\,
	datac => \u0|mm_interconnect_0|router|Equal3~1_combout\,
	combout => \u0|mm_interconnect_0|router|src_channel[2]~8_combout\);

-- Location: LCCOMB_X59_Y35_N28
\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout\ = (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\) # 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & \u0|nios2_gen2_0|cpu|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout\);

-- Location: LCCOMB_X54_Y28_N10
\u0|mm_interconnect_0|cmd_demux|src3_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ = (!\u0|mm_interconnect_0|router|src_channel[2]~8_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout\ & \u0|mm_interconnect_0|router|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|router|src_channel[2]~8_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout\,
	datad => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\);

-- Location: LCCOMB_X54_Y27_N14
\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\ & ((\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\) # (\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X54_Y27_N11
\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1));

-- Location: LCCOMB_X54_Y27_N12
\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\ = !\u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X54_Y27_N13
\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0));

-- Location: LCCOMB_X54_Y27_N24
\u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1)) # ((!\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ & 
-- !\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1),
	datab => \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\);

-- Location: FF_X54_Y27_N25
\u0|mm_interconnect_0|cmd_mux_003|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1));

-- Location: LCCOMB_X54_Y28_N20
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\)))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X56_Y28_N0
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ & !\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X56_Y28_N22
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\) # ((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- ((!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0)) # (!\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X56_Y28_N23
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X56_Y28_N28
\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ & \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X56_Y28_N29
\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X56_Y28_N2
\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ = (\u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\ & 
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\);

-- Location: LCCOMB_X50_Y28_N12
\u0|nios2_gen2_0|cpu|F_iw[2]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[2]~27_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(2) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2) & 
-- (((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(2) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(2),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[2]~27_combout\);

-- Location: LCCOMB_X54_Y29_N8
\u0|nios2_gen2_0|cpu|F_iw[2]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[2]~29_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[2]~27_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[2]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[2]~28_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[2]~27_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[2]~29_combout\);

-- Location: FF_X54_Y29_N9
\u0|nios2_gen2_0|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[2]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(2));

-- Location: LCCOMB_X54_Y37_N10
\u0|nios2_gen2_0|cpu|Equal0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~16_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(2) & (\u0|nios2_gen2_0|cpu|D_iw\(0) & (\u0|nios2_gen2_0|cpu|D_iw\(1) & \u0|nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(3),
	combout => \u0|nios2_gen2_0|cpu|Equal0~16_combout\);

-- Location: LCCOMB_X54_Y37_N12
\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ = (!\u0|nios2_gen2_0|cpu|Equal0~16_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~11_combout\ & ((!\u0|nios2_gen2_0|cpu|D_iw\(5)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~16_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X55_Y36_N22
\u0|nios2_gen2_0|cpu|D_ctrl_exception~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(5) & ((\u0|nios2_gen2_0|cpu|Equal0~12_combout\) # ((!\u0|nios2_gen2_0|cpu|D_iw\(4) & \u0|nios2_gen2_0|cpu|Equal0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X55_Y36_N24
\u0|nios2_gen2_0|cpu|D_ctrl_exception~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ = (!\u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal0~3_combout\) # ((!\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & !\u0|nios2_gen2_0|cpu|Equal0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_exception~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X55_Y36_N26
\u0|nios2_gen2_0|cpu|D_ctrl_exception~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ & (((\u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ & !\u0|nios2_gen2_0|cpu|Equal0~12_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_exception~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X56_Y36_N20
\u0|nios2_gen2_0|cpu|D_ctrl_exception~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(13) & (((\u0|nios2_gen2_0|cpu|D_iw\(11) & !\u0|nios2_gen2_0|cpu|D_iw\(14))) # (!\u0|nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X56_Y36_N18
\u0|nios2_gen2_0|cpu|D_ctrl_exception~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & (\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~14_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & ((\u0|nios2_gen2_0|cpu|Equal62~8_combout\) # ((\u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ & \u0|nios2_gen2_0|cpu|Equal62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~14_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X55_Y36_N30
\u0|nios2_gen2_0|cpu|D_ctrl_exception~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_exception~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_exception~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\);

-- Location: LCCOMB_X54_Y35_N22
\u0|nios2_gen2_0|cpu|D_ctrl_exception~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\) # (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_exception~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\);

-- Location: FF_X54_Y35_N23
\u0|nios2_gen2_0|cpu|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_exception~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\);

-- Location: LCCOMB_X59_Y33_N18
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\ = (\u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ & !\u0|nios2_gen2_0|cpu|R_ctrl_break~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\);

-- Location: LCCOMB_X59_Y33_N26
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~7_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (!\u0|nios2_gen2_0|cpu|Add1~52_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((!\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~52_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~7_combout\);

-- Location: FF_X59_Y33_N27
\u0|nios2_gen2_0|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(14));

-- Location: LCCOMB_X57_Y30_N0
\u0|mm_interconnect_0|router_001|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal1~0_combout\ = (\u0|nios2_gen2_0|cpu|F_pc\(14) & (\u0|nios2_gen2_0|cpu|F_pc\(15) & (!\u0|nios2_gen2_0|cpu|F_pc\(12) & !\u0|nios2_gen2_0|cpu|F_pc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(14),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(15),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(12),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(13),
	combout => \u0|mm_interconnect_0|router_001|Equal1~0_combout\);

-- Location: LCCOMB_X54_Y31_N24
\u0|mm_interconnect_0|router_001|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal2~0_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc\(7) & (\u0|nios2_gen2_0|cpu|F_pc\(10) & (!\u0|nios2_gen2_0|cpu|F_pc\(8) & !\u0|nios2_gen2_0|cpu|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(7),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(10),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(8),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(9),
	combout => \u0|mm_interconnect_0|router_001|Equal2~0_combout\);

-- Location: LCCOMB_X54_Y31_N16
\u0|mm_interconnect_0|router_001|Equal2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal2~2_combout\ = (\u0|mm_interconnect_0|router_001|Equal2~1_combout\ & (\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & (!\u0|nios2_gen2_0|cpu|F_pc\(11) & \u0|mm_interconnect_0|router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|Equal2~1_combout\,
	datab => \u0|mm_interconnect_0|router_001|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datad => \u0|mm_interconnect_0|router_001|Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|router_001|Equal2~2_combout\);

-- Location: LCCOMB_X54_Y31_N6
\u0|mm_interconnect_0|router_001|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal1~1_combout\ = (\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & (!\u0|nios2_gen2_0|cpu|F_pc\(10) & (!\u0|nios2_gen2_0|cpu|F_pc\(11) & \u0|nios2_gen2_0|cpu|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc\(10),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(9),
	combout => \u0|mm_interconnect_0|router_001|Equal1~1_combout\);

-- Location: LCCOMB_X54_Y28_N12
\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ = (!\u0|mm_interconnect_0|router_001|Equal2~2_combout\ & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ & 
-- !\u0|mm_interconnect_0|router_001|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|Equal2~2_combout\,
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	datad => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\);

-- Location: LCCOMB_X54_Y27_N10
\u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ & (((!\u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\);

-- Location: FF_X54_Y28_N19
\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux_003|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0));

-- Location: LCCOMB_X56_Y28_N18
\u0|onchip_memory2_0|wren~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|wren~1_combout\ = (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) # (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\)) # (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\,
	combout => \u0|onchip_memory2_0|wren~1_combout\);

-- Location: M9K_X33_Y23_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C8000000000000700000000000000000000000000000000F7FD74C004800009128213F20702000C0C03FFFE03984C039155B954516C430F6CA5FFE60606108C0818098820A9D3062082E602624893CC0952E11F6E303053F183FFE5631EEB4AEF98201824615538C035F4EAA97CD537272E835A6A44F593E114800183540150C3969F31FBE4AFFCF917FEA224FF3F3",
	mem_init0 => X"C0491041485C10F2380148C552401E4140CC1F0A264C6101070C082C40208140AB00C6180A025030F364334C01EA040C0A055EA06502500E921B1280C280280F1FA8F901AFEE00D800C16FC1402B03CB23E400F0B6002EA9120205012080280042040825850261C000B059011000800222201000088880C00088880600111106001C00A24308841430C22203000EA0200C000243107D820BB0203797F7E251247E2E0A00AC8500529050029248280120A11058000587DB4924E0C190083180040000A2210000288840000A2444444500C605555002E73399DE18A3478C021294A578C1241801061830C200C21D0510571E301ED750823DF08000213028020104",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y30_N8
\u0|nios2_gen2_0|cpu|F_iw[13]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[13]~16_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \u0|nios2_gen2_0|cpu|F_iw[13]~16_combout\);

-- Location: LCCOMB_X52_Y30_N26
\u0|nios2_gen2_0|cpu|F_iw[13]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[13]~17_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[13]~16_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13)))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_iw[13]~16_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13),
	combout => \u0|nios2_gen2_0|cpu|F_iw[13]~17_combout\);

-- Location: FF_X52_Y30_N27
\u0|nios2_gen2_0|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[13]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(13));

-- Location: LCCOMB_X56_Y36_N4
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & ((\u0|nios2_gen2_0|cpu|D_iw\(11)) # (!\u0|nios2_gen2_0|cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(13),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\);

-- Location: LCCOMB_X56_Y36_N10
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & (((\u0|nios2_gen2_0|cpu|Equal62~8_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & ((\u0|nios2_gen2_0|cpu|D_iw\(14) & 
-- (\u0|nios2_gen2_0|cpu|Equal62~13_combout\)) # (!\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|Equal62~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal62~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|Equal62~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\);

-- Location: LCCOMB_X56_Y36_N16
\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\);

-- Location: LCCOMB_X54_Y35_N26
\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\ = (!\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ & (\u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ & (!\u0|nios2_gen2_0|cpu|Equal0~17_combout\ & 
-- \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~17_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_exception~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\);

-- Location: LCCOMB_X54_Y35_N30
\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\ = ((\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(24))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw\(19))))) # 
-- (!\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(24),
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(19),
	combout => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\);

-- Location: LCCOMB_X54_Y35_N4
\u0|nios2_gen2_0|cpu|Equal0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~18_combout\ = (!\u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\ & (!\u0|nios2_gen2_0|cpu|D_dst_regnum[0]~4_combout\ & (!\u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\ & !\u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~5_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal0~18_combout\);

-- Location: LCCOMB_X54_Y37_N20
\u0|nios2_gen2_0|cpu|D_wr_dst_reg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ = (\u0|nios2_gen2_0|cpu|Equal0~13_combout\) # ((\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|Equal0~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(2),
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\);

-- Location: LCCOMB_X54_Y35_N12
\u0|nios2_gen2_0|cpu|D_wr_dst_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~11_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~12_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~11_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~12_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(5),
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\);

-- Location: LCCOMB_X54_Y35_N24
\u0|nios2_gen2_0|cpu|D_wr_dst_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\ = (!\u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ & (!\u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\) # (!\u0|nios2_gen2_0|cpu|Equal0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~18_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\);

-- Location: FF_X54_Y35_N25
\u0|nios2_gen2_0|cpu|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\);

-- Location: LCCOMB_X44_Y32_N18
\u0|nios2_gen2_0|cpu|W_rf_wren\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_rf_wren~combout\ = (\u0|rst_controller|r_sync_rst~q\) # ((\u0|nios2_gen2_0|cpu|W_valid~q\ & \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_valid~q\,
	datab => \u0|nios2_gen2_0|cpu|R_wr_dst_reg~q\,
	datad => \u0|rst_controller|r_sync_rst~q\,
	combout => \u0|nios2_gen2_0|cpu|W_rf_wren~combout\);

-- Location: LCCOMB_X47_Y31_N8
\u0|nios2_gen2_0|cpu|d_writedata[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_writedata[1]~feeder_combout\ = \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \u0|nios2_gen2_0|cpu|d_writedata[1]~feeder_combout\);

-- Location: FF_X47_Y31_N9
\u0|nios2_gen2_0|cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_writedata[1]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_writedata\(1));

-- Location: LCCOMB_X47_Y31_N28
\u0|mm_interconnect_0|cmd_mux_002|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|nios2_gen2_0|cpu|d_writedata\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\);

-- Location: FF_X47_Y31_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(1));

-- Location: LCCOMB_X41_Y30_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|always1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25) & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X44_Y31_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\) # ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(1) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X44_Y31_N21
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X41_Y29_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(35))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\);

-- Location: FF_X41_Y29_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(34));

-- Location: FF_X41_Y29_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34));

-- Location: LCCOMB_X41_Y29_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ = 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X42_Y30_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X42_Y30_N7
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: LCCOMB_X42_Y30_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\);

-- Location: FF_X42_Y30_N31
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X46_Y32_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X46_Y32_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X40_Y32_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X40_Y32_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X40_Y33_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\);

-- Location: LCCOMB_X40_Y33_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(19))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(19),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\);

-- Location: FF_X40_Y33_N31
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(18));

-- Location: LCCOMB_X40_Y31_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16) & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X40_Y31_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X40_Y33_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\);

-- Location: LCCOMB_X40_Y33_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(18)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(18),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\);

-- Location: FF_X40_Y33_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(17));

-- Location: FF_X41_Y32_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(17),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17));

-- Location: LCCOMB_X40_Y28_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: FF_X40_Y28_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X40_Y28_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10) $ 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10),
	cin => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X43_Y30_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X43_Y30_N13
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X43_Y30_N10
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\)) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X39_Y28_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\);

-- Location: FF_X39_Y28_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(4));

-- Location: FF_X50_Y28_N23
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X50_Y28_N28
\u0|nios2_gen2_0|cpu|F_iw[4]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[4]~32_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # 
-- ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & 
-- (((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4),
	datab => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[4]~32_combout\);

-- Location: LCCOMB_X52_Y32_N26
\u0|nios2_gen2_0|cpu|F_iw[4]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[4]~33_combout\ = ((\u0|nios2_gen2_0|cpu|F_iw[4]~32_combout\) # ((\u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~11_combout\ & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_iw[4]~32_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~11_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[4]~33_combout\);

-- Location: FF_X52_Y32_N27
\u0|nios2_gen2_0|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[4]~33_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(4));

-- Location: LCCOMB_X55_Y37_N20
\u0|nios2_gen2_0|cpu|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~7_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & (\u0|nios2_gen2_0|cpu|D_iw\(5) & \u0|nios2_gen2_0|cpu|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|Equal0~7_combout\);

-- Location: LCCOMB_X57_Y37_N12
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|Equal0~5_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~4_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\);

-- Location: LCCOMB_X57_Y37_N4
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(15) & (((\u0|nios2_gen2_0|cpu|Equal62~0_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(14))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(15) & (\u0|nios2_gen2_0|cpu|Equal62~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|Equal62~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(14),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\);

-- Location: LCCOMB_X57_Y37_N26
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ & (((\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & \u0|nios2_gen2_0|cpu|Equal62~0_combout\)) # (!\u0|nios2_gen2_0|cpu|Equal0~3_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ & (\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & (\u0|nios2_gen2_0|cpu|Equal62~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\);

-- Location: LCCOMB_X57_Y37_N22
\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\) # ((\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ & 
-- \u0|nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\);

-- Location: LCCOMB_X55_Y37_N26
\u0|nios2_gen2_0|cpu|D_logic_op[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ = (\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & (\u0|nios2_gen2_0|cpu|D_iw\(14))) # (!\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X55_Y37_N27
\u0|nios2_gen2_0|cpu|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_logic_op\(0));

-- Location: LCCOMB_X57_Y33_N20
\u0|nios2_gen2_0|cpu|E_logic_result[10]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[10]~8_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(10) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(10)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(10) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(10)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(10),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(10),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[10]~8_combout\);

-- Location: LCCOMB_X56_Y30_N8
\u0|nios2_gen2_0|cpu|W_alu_result[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[10]~7_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[10]~8_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[10]~8_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~40_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[10]~7_combout\);

-- Location: FF_X56_Y30_N9
\u0|nios2_gen2_0|cpu|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[10]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(10));

-- Location: LCCOMB_X46_Y28_N16
\u0|mm_interconnect_0|cmd_mux_002|src_data[46]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(10)) # ((\u0|nios2_gen2_0|cpu|F_pc\(8) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (((\u0|nios2_gen2_0|cpu|F_pc\(8) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(10),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(8),
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(46));

-- Location: FF_X46_Y28_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X44_Y31_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\);

-- Location: LCCOMB_X44_Y31_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\);

-- Location: FF_X44_Y31_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(0));

-- Location: FF_X50_Y28_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X50_Y28_N26
\u0|nios2_gen2_0|cpu|F_iw[0]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[0]~23_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0)) # 
-- ((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(0) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(0) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0),
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[0]~23_combout\);

-- Location: LCCOMB_X49_Y29_N16
\u0|nios2_gen2_0|cpu|F_iw[0]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[0]~24_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[0]~23_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|nios2_gen2_0|cpu|F_iw[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[0]~23_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[0]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[0]~24_combout\);

-- Location: FF_X49_Y29_N17
\u0|nios2_gen2_0|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[0]~24_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(0));

-- Location: LCCOMB_X54_Y29_N0
\u0|nios2_gen2_0|cpu|D_ctrl_ld~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(1) & (!\u0|nios2_gen2_0|cpu|D_iw\(2) & !\u0|nios2_gen2_0|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(1),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(4),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\);

-- Location: LCCOMB_X54_Y29_N16
\u0|nios2_gen2_0|cpu|D_ctrl_ld~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_ld~3_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(0) & ((\u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\) # ((\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw\(0) & 
-- (((\u0|nios2_gen2_0|cpu|D_iw\(2) & \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_ld~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(2),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_ld~3_combout\);

-- Location: FF_X54_Y29_N17
\u0|nios2_gen2_0|cpu|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_ld~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\);

-- Location: LCCOMB_X59_Y35_N26
\u0|nios2_gen2_0|cpu|d_read_nxt\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|d_read_nxt~combout\ = (\u0|nios2_gen2_0|cpu|E_new_inst~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\) # ((\u0|nios2_gen2_0|cpu|d_read~q\ & \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\)))) # (!\u0|nios2_gen2_0|cpu|E_new_inst~q\ & 
-- (((\u0|nios2_gen2_0|cpu|d_read~q\ & \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\,
	combout => \u0|nios2_gen2_0|cpu|d_read_nxt~combout\);

-- Location: FF_X59_Y35_N27
\u0|nios2_gen2_0|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|d_read_nxt~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_read~q\);

-- Location: LCCOMB_X58_Y34_N2
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ & 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\) # (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X58_Y34_N3
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X58_Y34_N28
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\) # ((\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X58_Y34_N22
\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ = (\u0|nios2_gen2_0|cpu|d_read~q\ & (((\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\)))) # (!\u0|nios2_gen2_0|cpu|d_read~q\ & 
-- (((!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\)) # (!\u0|nios2_gen2_0|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_write~q\,
	datab => \u0|nios2_gen2_0|cpu|d_read~q\,
	datac => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X58_Y34_N0
\u0|nios2_gen2_0|cpu|D_ctrl_st~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(0) & (!\u0|nios2_gen2_0|cpu|D_iw\(1) & ((!\u0|nios2_gen2_0|cpu|D_iw\(3)) # (!\u0|nios2_gen2_0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(3),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(0),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(1),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X58_Y34_N1
\u0|nios2_gen2_0|cpu|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_st~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_st~q\);

-- Location: LCCOMB_X58_Y34_N10
\u0|nios2_gen2_0|cpu|E_st_stall\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_st_stall~combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ & ((\u0|nios2_gen2_0|cpu|d_write~q\) # ((\u0|nios2_gen2_0|cpu|E_new_inst~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_st~q\)))) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ & (\u0|nios2_gen2_0|cpu|E_new_inst~q\ & ((\u0|nios2_gen2_0|cpu|R_ctrl_st~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	datac => \u0|nios2_gen2_0|cpu|d_write~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_st~q\,
	combout => \u0|nios2_gen2_0|cpu|E_st_stall~combout\);

-- Location: FF_X58_Y34_N11
\u0|nios2_gen2_0|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_st_stall~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|d_write~q\);

-- Location: FF_X58_Y34_N25
\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X58_Y34_N18
\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & (((!\u0|nios2_gen2_0|cpu|d_read~q\)))) # (!\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\ & 
-- (\u0|nios2_gen2_0|cpu|E_new_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	datac => \u0|nios2_gen2_0|cpu|d_read~q\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X58_Y34_N24
\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\ = (\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\) # ((\u0|mm_interconnect_0|rsp_mux|WideOr1~combout\ & \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datab => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data~q\,
	combout => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: LCCOMB_X58_Y34_N30
\u0|nios2_gen2_0|cpu|E_stall~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~3_combout\ = (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & ((\u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\) # ((!\u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~3_combout\);

-- Location: LCCOMB_X58_Y34_N16
\u0|nios2_gen2_0|cpu|E_stall~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~4_combout\ = (\u0|nios2_gen2_0|cpu|E_new_inst~q\ & (((\u0|nios2_gen2_0|cpu|R_ctrl_st~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\)))) # (!\u0|nios2_gen2_0|cpu|E_new_inst~q\ & (\u0|nios2_gen2_0|cpu|E_stall~3_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|R_ctrl_ld~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_stall~3_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_st~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~4_combout\);

-- Location: LCCOMB_X52_Y35_N10
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\ = \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ = CARRY(\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\);

-- Location: FF_X52_Y35_N11
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X52_Y35_N12
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\ = (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\))
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\);

-- Location: FF_X52_Y35_N13
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X52_Y35_N14
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\ = (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & ((GND) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\))) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ = CARRY((\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2)) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\);

-- Location: FF_X52_Y35_N15
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X52_Y35_N16
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\ = (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & (!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\))
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & !\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\);

-- Location: FF_X52_Y35_N17
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X52_Y35_N18
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\ = \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ $ (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4),
	cin => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\,
	combout => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X52_Y35_N19
\u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_src2\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X52_Y35_N30
\u0|nios2_gen2_0|cpu|E_stall~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~1_combout\ = (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1)) # ((\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2)) # ((\u0|nios2_gen2_0|cpu|E_new_inst~q\) # (\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(1),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(2),
	datac => \u0|nios2_gen2_0|cpu|E_new_inst~q\,
	datad => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(0),
	combout => \u0|nios2_gen2_0|cpu|E_stall~1_combout\);

-- Location: LCCOMB_X52_Y35_N28
\u0|nios2_gen2_0|cpu|E_stall~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~0_combout\ = (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~0_combout\);

-- Location: LCCOMB_X52_Y35_N24
\u0|nios2_gen2_0|cpu|E_stall~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~2_combout\ = (\u0|nios2_gen2_0|cpu|E_stall~0_combout\ & ((\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3)) # ((\u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4)) # (\u0|nios2_gen2_0|cpu|E_stall~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(3),
	datab => \u0|nios2_gen2_0|cpu|E_shift_rot_cnt\(4),
	datac => \u0|nios2_gen2_0|cpu|E_stall~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_stall~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~2_combout\);

-- Location: LCCOMB_X58_Y34_N26
\u0|nios2_gen2_0|cpu|E_stall~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_stall~5_combout\ = (\u0|nios2_gen2_0|cpu|E_stall~4_combout\) # ((\u0|nios2_gen2_0|cpu|E_stall~2_combout\) # ((\u0|nios2_gen2_0|cpu|d_write~q\ & \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|d_write~q\,
	datab => \u0|nios2_gen2_0|cpu|E_stall~4_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_stall~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_stall~5_combout\);

-- Location: LCCOMB_X56_Y37_N24
\u0|nios2_gen2_0|cpu|E_valid_from_R~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\ = (\u0|nios2_gen2_0|cpu|E_stall~5_combout\) # (\u0|nios2_gen2_0|cpu|R_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_stall~5_combout\,
	datac => \u0|nios2_gen2_0|cpu|R_valid~q\,
	combout => \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\);

-- Location: FF_X56_Y37_N25
\u0|nios2_gen2_0|cpu|E_valid_from_R\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_valid_from_R~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\);

-- Location: LCCOMB_X56_Y37_N18
\u0|nios2_gen2_0|cpu|W_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_valid~0_combout\ = (\u0|nios2_gen2_0|cpu|E_valid_from_R~q\ & !\u0|nios2_gen2_0|cpu|E_stall~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \u0|nios2_gen2_0|cpu|E_stall~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_valid~0_combout\);

-- Location: FF_X56_Y37_N19
\u0|nios2_gen2_0|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_valid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_valid~q\);

-- Location: LCCOMB_X54_Y31_N28
\u0|nios2_gen2_0|cpu|i_read_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\ = (!\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|i_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\);

-- Location: LCCOMB_X54_Y31_N10
\u0|nios2_gen2_0|cpu|i_read_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|i_read_nxt~1_combout\ = (!\u0|nios2_gen2_0|cpu|W_valid~q\ & !\u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|W_valid~q\,
	datad => \u0|nios2_gen2_0|cpu|i_read_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|i_read_nxt~1_combout\);

-- Location: FF_X54_Y31_N11
\u0|nios2_gen2_0|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|i_read_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|i_read~q\);

-- Location: LCCOMB_X54_Y31_N12
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- !\u0|nios2_gen2_0|cpu|i_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\);

-- Location: LCCOMB_X54_Y28_N6
\u0|mm_interconnect_0|cmd_mux_002|src_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ & \u0|mm_interconnect_0|router_001|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\,
	datad => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\);

-- Location: LCCOMB_X54_Y28_N24
\u0|mm_interconnect_0|cmd_mux_002|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ = (\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\) # ((!\u0|mm_interconnect_0|router|Equal1~1_combout\ & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_demux|src2_valid~4_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\);

-- Location: LCCOMB_X49_Y30_N20
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\ & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\ & !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X49_Y30_N22
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~0_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)))) # (!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~1_combout\);

-- Location: FF_X49_Y30_N23
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\);

-- Location: LCCOMB_X49_Y30_N16
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X49_Y30_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~q\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)))) # (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~q\ & 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X49_Y30_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~q\);

-- Location: LCCOMB_X49_Y30_N6
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~q\ & ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X49_Y30_N4
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X49_Y30_N5
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X49_Y30_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ = ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X49_Y30_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\) # 
-- ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\ & ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X49_Y30_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X49_Y30_N28
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- !\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X49_Y30_N14
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X49_Y30_N15
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X49_Y28_N14
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X49_Y30_N30
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X49_Y30_N10
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X49_Y30_N11
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X49_Y30_N8
\u0|mm_interconnect_0|cmd_mux_002|update_grant~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ 
-- & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\);

-- Location: LCCOMB_X49_Y30_N12
\u0|mm_interconnect_0|cmd_mux_002|update_grant~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & ((\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\))) # (!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & 
-- (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\);

-- Location: LCCOMB_X54_Y31_N0
\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ = (!\u0|nios2_gen2_0|cpu|i_read~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \u0|mm_interconnect_0|router_001|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|i_read~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\);

-- Location: LCCOMB_X54_Y32_N26
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ & ((\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\) # ((!\u0|mm_interconnect_0|router|Equal1~1_combout\ & 
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	datab => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|src2_valid~4_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\);

-- Location: FF_X54_Y32_N25
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0));

-- Location: FF_X54_Y32_N15
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X54_Y32_N10
\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ & ((\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1)) # ((!\u0|mm_interconnect_0|cmd_demux|src2_valid~5_combout\ & 
-- !\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src2_valid~5_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\);

-- Location: FF_X54_Y32_N11
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1));

-- Location: FF_X49_Y28_N21
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X49_Y28_N20
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\))) # 
-- (!\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X49_Y28_N25
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LCCOMB_X52_Y28_N8
\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\);

-- Location: LCCOMB_X51_Y29_N30
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\ = (!\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|wb_ack_o~q\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X54_Y28_N30
\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\ = (!\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	combout => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\);

-- Location: LCCOMB_X54_Y28_N16
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\ = (\u0|mm_interconnect_0|router_001|Equal2~2_combout\ & (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\)) # 
-- (!\u0|mm_interconnect_0|router_001|Equal2~2_combout\ & (((\u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\ & !\u0|mm_interconnect_0|router_001|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|Equal2~2_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\,
	datac => \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3_combout\,
	datad => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X54_Y28_N2
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\) # ((\u0|mm_interconnect_0|router_001|Equal1~1_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X54_Y31_N22
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\) # ((!\u0|nios2_gen2_0|cpu|i_read~q\ & 
-- (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|i_read~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\);

-- Location: LCCOMB_X54_Y31_N20
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\ = (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\ & !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\);

-- Location: FF_X54_Y31_N21
\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X54_Y31_N18
\u0|mm_interconnect_0|cmd_mux_001|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ = (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & !\u0|nios2_gen2_0|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datad => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X54_Y28_N26
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\)))) # (!\u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & 
-- \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X54_Y28_N0
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0_combout\,
	datac => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	combout => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X54_Y28_N1
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X52_Y31_N16
\u0|mm_interconnect_0|rsp_mux_001|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11) & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11),
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X56_Y31_N28
\u0|nios2_gen2_0|cpu|F_iw[11]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[11]~15_combout\ = (\u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\) # (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\)) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[11]~15_combout\);

-- Location: FF_X56_Y31_N29
\u0|nios2_gen2_0|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[11]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(11));

-- Location: LCCOMB_X56_Y37_N22
\u0|nios2_gen2_0|cpu|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Equal0~8_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & !\u0|nios2_gen2_0|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|Equal0~8_combout\);

-- Location: LCCOMB_X56_Y37_N16
\u0|nios2_gen2_0|cpu|D_ctrl_logic\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\ = ((\u0|nios2_gen2_0|cpu|Equal0~8_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & \u0|nios2_gen2_0|cpu|D_iw\(12)))) # (!\u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Equal0~8_combout\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_logic~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\);

-- Location: FF_X56_Y37_N17
\u0|nios2_gen2_0|cpu|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_logic~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\);

-- Location: LCCOMB_X56_Y30_N6
\u0|nios2_gen2_0|cpu|W_alu_result[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[14]~3_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[14]~5_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \u0|nios2_gen2_0|cpu|Add1~48_combout\,
	datad => \u0|nios2_gen2_0|cpu|E_logic_result[14]~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[14]~3_combout\);

-- Location: FF_X56_Y30_N7
\u0|nios2_gen2_0|cpu|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[14]~3_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(14));

-- Location: LCCOMB_X56_Y30_N22
\u0|mm_interconnect_0|router|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal1~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(14) & (\u0|nios2_gen2_0|cpu|W_alu_result\(17) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(16) & !\u0|nios2_gen2_0|cpu|W_alu_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(14),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(17),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(16),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(15),
	combout => \u0|mm_interconnect_0|router|Equal1~0_combout\);

-- Location: LCCOMB_X55_Y35_N0
\u0|mm_interconnect_0|router|Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~1_combout\ = (\u0|mm_interconnect_0|router|Equal1~0_combout\ & (!\u0|nios2_gen2_0|cpu|W_alu_result\(8) & (!\u0|nios2_gen2_0|cpu|W_alu_result\(13) & \u0|mm_interconnect_0|router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(8),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datad => \u0|mm_interconnect_0|router|Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal2~1_combout\);

-- Location: LCCOMB_X51_Y32_N20
\u0|mm_interconnect_0|cmd_demux|src2_valid~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~6_combout\ = (\u0|nios2_gen2_0|cpu|W_alu_result\(6) & ((\u0|nios2_gen2_0|cpu|W_alu_result\(5)) # ((\u0|nios2_gen2_0|cpu|W_alu_result\(7) & !\u0|mm_interconnect_0|router|Equal10~0_combout\)))) # 
-- (!\u0|nios2_gen2_0|cpu|W_alu_result\(6) & (((!\u0|nios2_gen2_0|cpu|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \u0|nios2_gen2_0|cpu|W_alu_result\(6),
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datad => \u0|mm_interconnect_0|router|Equal10~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src2_valid~6_combout\);

-- Location: LCCOMB_X51_Y32_N28
\u0|mm_interconnect_0|cmd_demux|src2_valid~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~4_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout\ & (((!\u0|mm_interconnect_0|router|Equal2~2_combout\ & \u0|mm_interconnect_0|cmd_demux|src2_valid~6_combout\)) # 
-- (!\u0|mm_interconnect_0|router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	datab => \u0|mm_interconnect_0|router|Equal2~2_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|src2_valid~6_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src2_valid~4_combout\);

-- Location: LCCOMB_X54_Y28_N22
\u0|mm_interconnect_0|cmd_mux_003|src_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\ = (!\u0|mm_interconnect_0|router_001|Equal2~2_combout\ & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ & 
-- !\u0|mm_interconnect_0|router_001|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|Equal2~2_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1),
	datac => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\,
	datad => \u0|mm_interconnect_0|router_001|Equal1~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\);

-- Location: LCCOMB_X54_Y28_N8
\u0|mm_interconnect_0|cmd_mux_003|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ = (\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\) # ((\u0|mm_interconnect_0|router|Equal1~1_combout\ & (\u0|mm_interconnect_0|cmd_demux|src2_valid~4_combout\ & 
-- \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|src2_valid~4_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\);

-- Location: LCCOMB_X57_Y28_N22
\u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0) = (\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & (!\u0|onchip_memory2_0|wren~0_combout\ & !\u0|mm_interconnect_0|cmd_mux_003|src_data\(51)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\,
	datab => \u0|onchip_memory2_0|wren~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_003|src_data\(51),
	combout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0));

-- Location: M9K_X33_Y30_N0
\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000D7C80079401A9022212F17D01000F98D000009391A87B9175BD44506842376CA5F3A4747433884891818CA2ADF226328AE460632AFBC8653A655FEE21B853F10DF9C5E23E8B4BEF90C490CC4351788775C58AA97DD53DE5EE83526A4CB532E11EF8510F5408448F969F237DC16CED717676AF3ECE3F2",
	mem_init0 => X"74E8B4487FEDC0D9EB15B0F2CBC42EFFF2FFF79F95AB7FE574FBF7AFFCAEFFFE05FFFBF3E2FEFDBF96EBFFF57E2FF0EBFFF429F95FCA5FFCAEC7FAFF3E9FEFE9117B7AFF9926F7FFE97C723FFEA603577DE3C1ABFE8ED6D9F3FBE7C7DA683FC5423E087C8B03FD63C0FB5FEFFFFFE163EEF0FE078BBBC7FC4ABFB83FE17FFF1FFFFE060FFFF88426DFFE2226001D9FA36400009B7723BEE65022AF97B1C14525AEE3AF0197D780D75D781AB57D7C15BB41DC390008BF9200086086A000310C14FFEFEA053FFBFA814FFEFEA098989800C431111000F7BBDDFF11A3C7C8642318C678864990E59C3E21E01387191001DF1E21FEF6F3CF1DE88000013008000102",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab3/soft/app/mem_init/lab3_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab3:u0|lab3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_39l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \u0|onchip_memory2_0|wren~1_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y30_N22
\u0|nios2_gen2_0|cpu|F_iw[15]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[15]~37_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[15]~37_combout\);

-- Location: LCCOMB_X54_Y30_N26
\u0|nios2_gen2_0|cpu|F_iw[15]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[15]~38_combout\ = (\u0|nios2_gen2_0|cpu|F_iw[15]~37_combout\) # (((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_iw[15]~37_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15),
	combout => \u0|nios2_gen2_0|cpu|F_iw[15]~38_combout\);

-- Location: FF_X54_Y30_N27
\u0|nios2_gen2_0|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[15]~38_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(15));

-- Location: LCCOMB_X55_Y37_N8
\u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(4) & ((\u0|nios2_gen2_0|cpu|D_iw\(15)) # ((!\u0|nios2_gen2_0|cpu|Equal0~2_combout\) # (!\u0|nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(4),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(5),
	datad => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\);

-- Location: LCCOMB_X55_Y37_N16
\u0|nios2_gen2_0|cpu|D_logic_op[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ = (\u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\) # (\u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X55_Y37_N17
\u0|nios2_gen2_0|cpu|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_logic_op[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_logic_op\(1));

-- Location: LCCOMB_X57_Y33_N26
\u0|nios2_gen2_0|cpu|E_logic_result[11]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_logic_result[11]~7_combout\ = (\u0|nios2_gen2_0|cpu|E_src1\(11) & (\u0|nios2_gen2_0|cpu|R_logic_op\(1) $ (((\u0|nios2_gen2_0|cpu|R_logic_op\(0) & \u0|nios2_gen2_0|cpu|E_src2\(11)))))) # (!\u0|nios2_gen2_0|cpu|E_src1\(11) & 
-- ((\u0|nios2_gen2_0|cpu|R_logic_op\(1) & ((\u0|nios2_gen2_0|cpu|E_src2\(11)))) # (!\u0|nios2_gen2_0|cpu|R_logic_op\(1) & (!\u0|nios2_gen2_0|cpu|R_logic_op\(0) & !\u0|nios2_gen2_0|cpu|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \u0|nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \u0|nios2_gen2_0|cpu|E_src1\(11),
	datad => \u0|nios2_gen2_0|cpu|E_src2\(11),
	combout => \u0|nios2_gen2_0|cpu|E_logic_result[11]~7_combout\);

-- Location: LCCOMB_X58_Y33_N10
\u0|nios2_gen2_0|cpu|W_alu_result[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[11]~6_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|E_logic_result[11]~7_combout\)) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|Add1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_logic_result[11]~7_combout\,
	datab => \u0|nios2_gen2_0|cpu|Add1~42_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[11]~6_combout\);

-- Location: FF_X58_Y33_N11
\u0|nios2_gen2_0|cpu|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[11]~6_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(11));

-- Location: LCCOMB_X58_Y33_N30
\u0|mm_interconnect_0|router|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal1~1_combout\ = (((\u0|nios2_gen2_0|cpu|W_alu_result\(13)) # (\u0|nios2_gen2_0|cpu|W_alu_result\(12))) # (!\u0|mm_interconnect_0|router|Equal1~0_combout\)) # (!\u0|nios2_gen2_0|cpu|W_alu_result\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(11),
	datab => \u0|mm_interconnect_0|router|Equal1~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|W_alu_result\(13),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(12),
	combout => \u0|mm_interconnect_0|router|Equal1~1_combout\);

-- Location: LCCOMB_X54_Y32_N12
\u0|mm_interconnect_0|cmd_demux|src2_valid~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~5_combout\ = (!\u0|mm_interconnect_0|router|Equal1~1_combout\ & \u0|mm_interconnect_0|cmd_demux|src2_valid~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|router|Equal1~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|src2_valid~4_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src2_valid~5_combout\);

-- Location: LCCOMB_X54_Y32_N14
\u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_demux|src2_valid~5_combout\ & (((!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ & \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|src2_valid~5_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\);

-- Location: LCCOMB_X54_Y32_N8
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout\ = \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout\);

-- Location: FF_X54_Y32_N9
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0));

-- Location: LCCOMB_X43_Y30_N30
\u0|mm_interconnect_0|cmd_mux_002|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ = (\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

-- Location: FF_X43_Y30_N31
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X43_Y30_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|write~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X44_Y31_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X44_Y31_N12
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ = (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\) # ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCCOMB_X44_Y31_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\ = \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\);

-- Location: FF_X44_Y31_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: FF_X39_Y29_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: FF_X39_Y29_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X39_Y29_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\);

-- Location: FF_X39_Y29_N3
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0));

-- Location: LCCOMB_X40_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: FF_X40_Y36_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X40_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: FF_X43_Y36_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X41_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: LCCOMB_X43_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\);

-- Location: FF_X43_Y36_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X43_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X43_Y36_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X41_Y35_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: LCCOMB_X42_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\);

-- Location: LCCOMB_X42_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\);

-- Location: FF_X42_Y36_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3));

-- Location: LCCOMB_X39_Y29_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\);

-- Location: FF_X42_Y29_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\);

-- Location: LCCOMB_X40_Y29_N16
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(1))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ & ((\altera_internal_jtag~TDIUTAP\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X40_Y29_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(0))))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\);

-- Location: FF_X40_Y29_N17
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(0));

-- Location: FF_X42_Y36_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1));

-- Location: FF_X45_Y36_N9
\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\);

-- Location: FF_X42_Y36_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0));

-- Location: LCCOMB_X42_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	datab => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X42_Y36_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X41_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X41_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X41_Y36_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X41_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\);

-- Location: LCCOMB_X41_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\);

-- Location: LCCOMB_X40_Y34_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X41_Y34_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X41_Y34_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19_combout\);

-- Location: LCCOMB_X41_Y34_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~19_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\);

-- Location: LCCOMB_X40_Y34_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\);

-- Location: FF_X41_Y34_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X41_Y34_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\);

-- Location: FF_X41_Y34_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X41_Y34_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\);

-- Location: FF_X41_Y34_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X41_Y34_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\);

-- Location: FF_X41_Y34_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X41_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X41_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X41_Y34_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X41_Y34_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X40_Y34_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X40_Y34_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\);

-- Location: FF_X40_Y34_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X41_Y34_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X41_Y34_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X41_Y34_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X41_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X40_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: FF_X40_Y34_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X41_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X40_Y34_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X40_Y34_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X40_Y34_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X41_Y34_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X40_Y34_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: FF_X40_Y34_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: FF_X41_Y35_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X41_Y35_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: FF_X41_Y35_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X41_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X41_Y35_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X41_Y35_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X41_Y35_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X40_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X41_Y37_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\);

-- Location: LCCOMB_X41_Y37_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\);

-- Location: LCCOMB_X41_Y37_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\);

-- Location: LCCOMB_X40_Y34_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10_combout\);

-- Location: FF_X41_Y37_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X41_Y37_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\);

-- Location: LCCOMB_X40_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\);

-- Location: FF_X41_Y37_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X41_Y37_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12\);

-- Location: FF_X41_Y37_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LCCOMB_X41_Y37_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\);

-- Location: FF_X41_Y37_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: FF_X41_Y37_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X41_Y37_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: LCCOMB_X41_Y37_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

-- Location: LCCOMB_X39_Y37_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X42_Y36_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X39_Y37_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: FF_X39_Y37_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: FF_X39_Y37_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X39_Y37_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X39_Y37_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X40_Y37_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X42_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X41_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X40_Y37_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X41_Y37_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout\);

-- Location: LCCOMB_X40_Y37_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\);

-- Location: LCCOMB_X40_Y37_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X41_Y37_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LCCOMB_X41_Y37_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\);

-- Location: LCCOMB_X40_Y37_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\);

-- Location: FF_X40_Y37_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X40_Y37_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X41_Y37_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\);

-- Location: FF_X39_Y37_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X41_Y37_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LCCOMB_X39_Y37_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X41_Y37_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: LCCOMB_X40_Y37_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X40_Y37_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\);

-- Location: FF_X40_Y37_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X41_Y37_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: LCCOMB_X41_Y37_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LCCOMB_X40_Y37_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X40_Y37_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X40_Y37_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X40_Y37_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X40_Y37_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X40_Y37_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X40_Y37_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X40_Y36_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X41_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: LCCOMB_X41_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: LCCOMB_X41_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: LCCOMB_X41_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: FF_X41_Y36_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: CLKCTRL_G14
\altera_internal_jtag~TCKUTAPclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X40_Y30_N0
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X40_Y30_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X41_Y30_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\);

-- Location: LCCOMB_X40_Y33_N14
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(23) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(23) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~27_combout\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(23),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|lab3_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\);

-- Location: FF_X40_Y33_N15
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(22));

-- Location: LCCOMB_X40_Y32_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\ = 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_tck|sr\(22),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X40_Y32_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22));

-- Location: FF_X44_Y38_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: LCCOMB_X44_Y38_N8
\u0|rst_controller|merged_reset~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|merged_reset~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\) # (!\reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\,
	datad => \reset~input_o\,
	combout => \u0|rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G13
\u0|rst_controller|merged_reset~0clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: FF_X36_Y31_N23
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X36_Y31_N13
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X36_Y31_N16
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X36_Y31_N17
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X36_Y31_N28
\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X36_Y31_N29
\u0|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X36_Y31_N30
\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X36_Y31_N31
\u0|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X36_Y31_N25
\u0|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|rst_controller|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X36_Y31_N8
\u0|rst_controller|r_sync_rst_chain[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X36_Y31_N9
\u0|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X36_Y31_N26
\u0|rst_controller|r_sync_rst_chain~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~1_combout\ = (\u0|rst_controller|r_sync_rst_chain\(3) & \u0|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|r_sync_rst_chain\(3),
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X36_Y31_N27
\u0|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(2));

-- Location: LCCOMB_X36_Y31_N4
\u0|rst_controller|r_sync_rst_chain~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~0_combout\ = (\u0|rst_controller|r_sync_rst_chain\(2) & \u0|rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|r_sync_rst_chain\(2),
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X36_Y31_N5
\u0|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X36_Y31_N6
\u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \u0|rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X36_Y31_N7
\u0|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X36_Y31_N2
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\u0|rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X36_Y31_N3
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X36_Y31_N0
\u0|rst_controller|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller|WideOr0~0_combout\ = (\u0|rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\u0|rst_controller|r_sync_rst_chain\(1) & \u0|rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|r_sync_rst_chain\(1),
	datac => \u0|rst_controller|r_sync_rst~q\,
	datad => \u0|rst_controller|altera_reset_synchronizer_int_chain\(4),
	combout => \u0|rst_controller|WideOr0~0_combout\);

-- Location: FF_X36_Y31_N1
\u0|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G12
\u0|rst_controller|r_sync_rst~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X44_Y32_N13
\u0|nios2_gen2_0|cpu|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|hbreak_pending~q\);

-- Location: LCCOMB_X45_Y31_N0
\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & ((\u0|nios2_gen2_0|cpu|hbreak_enabled~q\) # 
-- ((\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\ & !\u0|nios2_gen2_0|cpu|F_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\,
	datad => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X45_Y31_N1
\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X44_Y32_N24
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19)) # 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\ & 
-- !\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X44_Y32_N25
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X44_Y32_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\))) # 
-- (!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X41_Y32_N2
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\ = 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21)) # 
-- ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X44_Y32_N9
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab3_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X44_Y32_N6
\u0|nios2_gen2_0|cpu|hbreak_req~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ = (\u0|nios2_gen2_0|cpu|hbreak_pending~q\ & (((\u0|nios2_gen2_0|cpu|W_valid~q\)) # (!\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\))) # (!\u0|nios2_gen2_0|cpu|hbreak_pending~q\ & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ & ((\u0|nios2_gen2_0|cpu|W_valid~q\) # (!\u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_pending~q\,
	datab => \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \u0|nios2_gen2_0|cpu|W_valid~q\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X52_Y31_N10
\u0|nios2_gen2_0|cpu|F_iw[14]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[14]~35_combout\ = (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14)) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|nios2_gen2_0|cpu|F_iw[14]~34_combout\)))) # (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[14]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14),
	datad => \u0|nios2_gen2_0|cpu|F_iw[14]~34_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[14]~35_combout\);

-- Location: LCCOMB_X52_Y31_N0
\u0|nios2_gen2_0|cpu|F_iw[14]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & (((\u0|nios2_gen2_0|cpu|F_iw[14]~35_combout\)))) # (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & (((\u0|nios2_gen2_0|cpu|hbreak_enabled~q\)) # 
-- (!\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[14]~35_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\);

-- Location: FF_X52_Y31_N1
\u0|nios2_gen2_0|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[14]~36_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(14));

-- Location: LCCOMB_X55_Y36_N18
\u0|nios2_gen2_0|cpu|D_op_cmpge~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|Equal0~2_combout\ & (\u0|nios2_gen2_0|cpu|Equal0~3_combout\ & !\u0|nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datab => \u0|nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \u0|nios2_gen2_0|cpu|Equal0~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw\(15),
	combout => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\);

-- Location: LCCOMB_X52_Y34_N4
\u0|nios2_gen2_0|cpu|hbreak_enabled~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_break~q\) # ((\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & ((!\u0|nios2_gen2_0|cpu|Equal62~12_combout\) # (!\u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datab => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|Equal62~12_combout\,
	combout => \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\);

-- Location: FF_X52_Y34_N25
\u0|nios2_gen2_0|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|hbreak_enabled~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\);

-- Location: LCCOMB_X52_Y34_N20
\u0|nios2_gen2_0|cpu|D_iw[25]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_iw[25]~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_ipending_reg\(0) & (!\u0|nios2_gen2_0|cpu|W_ipending_reg\(1) & (!\u0|nios2_gen2_0|cpu|W_ipending_reg\(3) & !\u0|nios2_gen2_0|cpu|W_ipending_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_ipending_reg\(0),
	datab => \u0|nios2_gen2_0|cpu|W_ipending_reg\(1),
	datac => \u0|nios2_gen2_0|cpu|W_ipending_reg\(3),
	datad => \u0|nios2_gen2_0|cpu|W_ipending_reg\(2),
	combout => \u0|nios2_gen2_0|cpu|D_iw[25]~0_combout\);

-- Location: LCCOMB_X51_Y32_N14
\u0|nios2_gen2_0|cpu|D_iw[25]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ = (\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & (((\u0|nios2_gen2_0|cpu|D_iw[25]~0_combout\)) # (!\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\))) # (!\u0|nios2_gen2_0|cpu|hbreak_enabled~q\ & 
-- (!\u0|nios2_gen2_0|cpu|hbreak_req~0_combout\ & ((\u0|nios2_gen2_0|cpu|D_iw[25]~0_combout\) # (!\u0|nios2_gen2_0|cpu|W_status_reg_pie~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|hbreak_enabled~q\,
	datab => \u0|nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datac => \u0|nios2_gen2_0|cpu|hbreak_req~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_iw[25]~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\);

-- Location: LCCOMB_X52_Y31_N28
\u0|mm_interconnect_0|rsp_mux_001|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ = (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X56_Y31_N14
\u0|nios2_gen2_0|cpu|F_iw[16]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[16]~18_combout\ = ((\u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\))) # 
-- (!\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[16]~18_combout\);

-- Location: FF_X56_Y31_N15
\u0|nios2_gen2_0|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[16]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(16));

-- Location: LCCOMB_X58_Y36_N8
\u0|nios2_gen2_0|cpu|D_ctrl_break~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(13) & (!\u0|nios2_gen2_0|cpu|D_iw\(12) & \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datad => \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\);

-- Location: FF_X58_Y36_N9
\u0|nios2_gen2_0|cpu|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_break~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\);

-- Location: LCCOMB_X59_Y33_N4
\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ = (!\u0|nios2_gen2_0|cpu|R_ctrl_break~q\ & (!\u0|nios2_gen2_0|cpu|R_ctrl_exception~q\ & \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_break~q\,
	datab => \u0|nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X57_Y31_N22
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~0_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~15_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	datad => \u0|nios2_gen2_0|cpu|Add1~15_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~0_combout\);

-- Location: FF_X57_Y31_N23
\u0|nios2_gen2_0|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(2));

-- Location: LCCOMB_X57_Y31_N12
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~3_combout\ = (\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) # ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_gen2_0|cpu|Add1~18_combout\))) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|Add1~18_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~3_combout\);

-- Location: FF_X57_Y31_N13
\u0|nios2_gen2_0|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(3));

-- Location: LCCOMB_X57_Y31_N14
\u0|mm_interconnect_0|router_001|Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal2~1_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc\(3) & (\u0|nios2_gen2_0|cpu|F_pc\(4) & (!\u0|nios2_gen2_0|cpu|F_pc\(5) & !\u0|nios2_gen2_0|cpu|F_pc\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(3),
	datab => \u0|nios2_gen2_0|cpu|F_pc\(4),
	datac => \u0|nios2_gen2_0|cpu|F_pc\(5),
	datad => \u0|nios2_gen2_0|cpu|F_pc\(6),
	combout => \u0|mm_interconnect_0|router_001|Equal2~1_combout\);

-- Location: LCCOMB_X54_Y31_N30
\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ = (\u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ & (!\u0|nios2_gen2_0|cpu|F_pc\(11) & 
-- !\u0|nios2_gen2_0|cpu|i_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart_0|lab3_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	datac => \u0|nios2_gen2_0|cpu|F_pc\(11),
	datad => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X54_Y31_N8
\u0|mm_interconnect_0|cmd_demux_001|src0_valid~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1_combout\ = (\u0|mm_interconnect_0|router_001|Equal2~1_combout\ & (\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|router_001|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|Equal2~1_combout\,
	datab => \u0|mm_interconnect_0|router_001|Equal1~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|router_001|Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1_combout\);

-- Location: LCCOMB_X50_Y30_N14
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ = !\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X50_Y29_N14
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ = !\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X50_Y29_N15
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X51_Y29_N18
\u0|mm_interconnect_0|cmd_mux_001|update_grant~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X50_Y29_N0
\u0|mm_interconnect_0|cmd_mux_001|update_grant~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\)))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (((!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X50_Y30_N24
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\) # (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X50_Y30_N15
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0));

-- Location: FF_X50_Y30_N29
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X50_Y30_N18
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ = (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~1_combout\ & ((\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)) # ((!\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & 
-- !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\);

-- Location: FF_X50_Y30_N19
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1));

-- Location: LCCOMB_X51_Y29_N6
\u0|mm_interconnect_0|cmd_mux_001|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1_combout\)))) # (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X50_Y29_N26
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & 
-- (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~q\ & \u0|mm_interconnect_0|cmd_mux_001|src_data\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|waitrequest_reset_override~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|src_data\(57),
	combout => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X50_Y29_N27
\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X50_Y29_N6
\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ = (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]~q\ & 
-- \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_translator|read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]~q\,
	datac => \u0|mm_interconnect_0|opencores_i2c_0_avalon_slave_0_agent_rsp_fifo|mem[0][57]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X54_Y31_N2
\u0|nios2_gen2_0|cpu|F_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_valid~0_combout\ = (!\u0|nios2_gen2_0|cpu|i_read~q\ & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|i_read~q\,
	combout => \u0|nios2_gen2_0|cpu|F_valid~0_combout\);

-- Location: LCCOMB_X60_Y31_N16
\u0|nios2_gen2_0|cpu|D_valid~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_valid~feeder_combout\ = \u0|nios2_gen2_0|cpu|F_valid~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_valid~feeder_combout\);

-- Location: FF_X60_Y31_N17
\u0|nios2_gen2_0|cpu|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_valid~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_valid~q\);

-- Location: LCCOMB_X59_Y34_N0
\u0|nios2_gen2_0|cpu|R_valid~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_valid~feeder_combout\ = \u0|nios2_gen2_0|cpu|D_valid~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_gen2_0|cpu|D_valid~q\,
	combout => \u0|nios2_gen2_0|cpu|R_valid~feeder_combout\);

-- Location: FF_X59_Y34_N1
\u0|nios2_gen2_0|cpu|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_valid~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_valid~q\);

-- Location: LCCOMB_X56_Y37_N20
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(14) & (\u0|nios2_gen2_0|cpu|D_iw\(16) & (\u0|nios2_gen2_0|cpu|D_iw\(11) $ (!\u0|nios2_gen2_0|cpu|D_iw\(15))))) # (!\u0|nios2_gen2_0|cpu|D_iw\(14) & 
-- (!\u0|nios2_gen2_0|cpu|D_iw\(11) & (\u0|nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(11),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(16),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5_combout\);

-- Location: LCCOMB_X56_Y37_N14
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\ = (!\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\);

-- Location: LCCOMB_X57_Y37_N16
\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\ = ((\u0|nios2_gen2_0|cpu|Equal62~0_combout\ & \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\)) # (!\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|Equal62~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~8_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\);

-- Location: LCCOMB_X57_Y37_N8
\u0|nios2_gen2_0|cpu|E_alu_sub~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\ = (\u0|nios2_gen2_0|cpu|R_valid~q\ & ((\u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\) # ((\u0|nios2_gen2_0|cpu|Equal0~7_combout\ & \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_valid~q\,
	datab => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~9_combout\,
	combout => \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\);

-- Location: FF_X57_Y37_N9
\u0|nios2_gen2_0|cpu|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|E_alu_sub~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_alu_sub~q\);

-- Location: LCCOMB_X52_Y35_N20
\u0|nios2_gen2_0|cpu|Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~2_combout\ = \u0|nios2_gen2_0|cpu|E_alu_sub~q\ $ (\u0|nios2_gen2_0|cpu|E_src2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \u0|nios2_gen2_0|cpu|E_src2\(2),
	combout => \u0|nios2_gen2_0|cpu|Add1~2_combout\);

-- Location: LCCOMB_X57_Y31_N2
\u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~2_combout\ = (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_gen2_0|cpu|Add1~11_combout\)) # (!\u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~11_combout\,
	datab => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~2_combout\);

-- Location: FF_X57_Y31_N3
\u0|nios2_gen2_0|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|F_pc\(0));

-- Location: LCCOMB_X49_Y31_N0
\u0|mm_interconnect_0|cmd_mux_002|src_data[38]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(38) = (\u0|nios2_gen2_0|cpu|F_pc\(0) & ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(2))))) # 
-- (!\u0|nios2_gen2_0|cpu|F_pc\(0) & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|nios2_gen2_0|cpu|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|F_pc\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \u0|nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

-- Location: FF_X49_Y31_N1
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X44_Y31_N28
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: FF_X44_Y31_N29
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X44_Y31_N30
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\);

-- Location: LCCOMB_X44_Y31_N8
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(0) & 
-- (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\ & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datab => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\);

-- Location: LCCOMB_X39_Y28_N18
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\ = (\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\) # ((!\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	datac => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|the_lab3_nios2_gen2_0_cpu_nios2_ocimem|lab3_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\);

-- Location: FF_X39_Y28_N19
\u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(12));

-- Location: FF_X54_Y30_N13
\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|nios2_gen2_0|cpu|the_lab3_nios2_gen2_0_cpu_nios2_oci|readdata\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X54_Y30_N2
\u0|nios2_gen2_0|cpu|F_iw[12]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[12]~19_combout\ = (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\))) # 
-- (!\u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\,
	datab => \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	datad => \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[12]~19_combout\);

-- Location: LCCOMB_X54_Y30_N0
\u0|nios2_gen2_0|cpu|F_iw[12]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|F_iw[12]~20_combout\ = (\u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\ & ((\u0|nios2_gen2_0|cpu|F_iw[12]~19_combout\) # ((\u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12),
	datab => \u0|nios2_gen2_0|cpu|D_iw[25]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \u0|nios2_gen2_0|cpu|F_iw[12]~19_combout\,
	combout => \u0|nios2_gen2_0|cpu|F_iw[12]~20_combout\);

-- Location: FF_X54_Y30_N1
\u0|nios2_gen2_0|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|F_iw[12]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \u0|nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|D_iw\(12));

-- Location: LCCOMB_X55_Y31_N2
\u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(11)) # ((\u0|nios2_gen2_0|cpu|D_iw\(14) & (!\u0|nios2_gen2_0|cpu|D_iw\(15))) # (!\u0|nios2_gen2_0|cpu|D_iw\(14) & ((\u0|nios2_gen2_0|cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(15),
	datab => \u0|nios2_gen2_0|cpu|D_iw\(14),
	datac => \u0|nios2_gen2_0|cpu|D_iw\(16),
	datad => \u0|nios2_gen2_0|cpu|D_iw\(11),
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\);

-- Location: LCCOMB_X55_Y31_N14
\u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ = (\u0|nios2_gen2_0|cpu|D_iw\(12) & (!\u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ & (!\u0|nios2_gen2_0|cpu|D_iw\(13) & \u0|nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|D_iw\(12),
	datab => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\,
	datac => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datad => \u0|nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\);

-- Location: FF_X55_Y31_N15
\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\);

-- Location: LCCOMB_X52_Y33_N20
\u0|nios2_gen2_0|cpu|E_src2[14]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\) # ((\u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\) # (\u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\,
	datac => \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\);

-- Location: LCCOMB_X55_Y31_N10
\u0|nios2_gen2_0|cpu|R_src2_lo[7]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|R_src2_lo[7]~16_combout\ = (!\u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\ & ((\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\u0|nios2_gen2_0|cpu|D_iw\(13))) # (!\u0|nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2[14]~15_combout\,
	datab => \u0|nios2_gen2_0|cpu|D_iw\(13),
	datac => \u0|nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \u0|nios2_gen2_0|cpu|lab3_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \u0|nios2_gen2_0|cpu|R_src2_lo[7]~16_combout\);

-- Location: FF_X55_Y31_N11
\u0|nios2_gen2_0|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|R_src2_lo[7]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|E_src2\(7));

-- Location: LCCOMB_X56_Y35_N6
\u0|nios2_gen2_0|cpu|Add1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|Add1~30_combout\ = \u0|nios2_gen2_0|cpu|E_src2\(7) $ (\u0|nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|E_src2\(7),
	datad => \u0|nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \u0|nios2_gen2_0|cpu|Add1~30_combout\);

-- Location: LCCOMB_X55_Y35_N28
\u0|nios2_gen2_0|cpu|W_alu_result[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|nios2_gen2_0|cpu|W_alu_result[7]~10_combout\ = (\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\u0|nios2_gen2_0|cpu|E_logic_result[7]~10_combout\))) # (!\u0|nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\u0|nios2_gen2_0|cpu|Add1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|Add1~34_combout\,
	datab => \u0|nios2_gen2_0|cpu|E_logic_result[7]~10_combout\,
	datad => \u0|nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \u0|nios2_gen2_0|cpu|W_alu_result[7]~10_combout\);

-- Location: FF_X55_Y35_N29
\u0|nios2_gen2_0|cpu|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|nios2_gen2_0|cpu|W_alu_result[7]~10_combout\,
	asdata => \u0|nios2_gen2_0|cpu|E_shift_rot_result\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \u0|nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_gen2_0|cpu|W_alu_result\(7));

-- Location: LCCOMB_X57_Y32_N20
\u0|mm_interconnect_0|cmd_mux_001|src_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ = (!\u0|nios2_gen2_0|cpu|W_alu_result\(7) & (\u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout\ & (\u0|mm_interconnect_0|router|Equal3~2_combout\ & 
-- \u0|mm_interconnect_0|router|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_gen2_0|cpu|W_alu_result\(7),
	datab => \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0_combout\,
	datac => \u0|mm_interconnect_0|router|Equal3~2_combout\,
	datad => \u0|mm_interconnect_0|router|Equal2~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\);

-- Location: LCCOMB_X50_Y30_N28
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & (((!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~1_combout\ & \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1))) # 
-- (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\);

-- Location: FF_X50_Y30_N25
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0));

-- Location: LCCOMB_X49_Y27_N16
\u0|opencores_i2c_0|i2c_master_top_inst|cr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|cr~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\ & (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ 
-- & \u0|nios2_gen2_0|cpu|d_writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|wb_wacc~0_combout\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|nios2_gen2_0|cpu|d_writedata\(7),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|cr~1_combout\);

-- Location: FF_X49_Y27_N17
\u0|opencores_i2c_0|i2c_master_top_inst|cr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|cr~1_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|cr[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(7));

-- Location: LCCOMB_X47_Y27_N30
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~6_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\)) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0) & ((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|c_state.ST_IDLE~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~6_combout\);

-- Location: LCCOMB_X47_Y27_N18
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~7_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\ & ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~6_combout\ & 
-- ((!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\))) # (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~6_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|cr\(7) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|cr\(7),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~6_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|Selector10~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~7_combout\);

-- Location: FF_X47_Y27_N19
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0));

-- Location: LCCOMB_X47_Y23_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~33_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~18_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(0),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~18_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(1),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|core_cmd\(2),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~33_combout\);

-- Location: FF_X47_Y23_N11
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~33_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(5));

-- Location: LCCOMB_X45_Y23_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(3) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~1_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(5) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(3),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~1_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(5),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\);

-- Location: LCCOMB_X46_Y25_N28
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~0_combout\ & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(16) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal11~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(15),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(16),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~1_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~2_combout\);

-- Location: LCCOMB_X46_Y23_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(1) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~2_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(1),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~2_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~0_combout\);

-- Location: LCCOMB_X46_Y23_N30
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~38_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~0_combout\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~0_combout\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~38_combout\);

-- Location: FF_X46_Y23_N31
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~38_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(1));

-- Location: LCCOMB_X46_Y23_N0
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal3~0_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(1) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~2_combout\ & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(1),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~2_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(0),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal3~0_combout\);

-- Location: LCCOMB_X45_Y25_N24
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~32_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal3~0_combout\ & 
-- (\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal3~0_combout\,
	datac => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|al~q\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~32_combout\);

-- Location: FF_X45_Y25_N25
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~32_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2));

-- Location: LCCOMB_X45_Y23_N6
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~31_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(5) & !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(5),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~31_combout\);

-- Location: LCCOMB_X45_Y23_N18
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~21_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(3) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~31_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(3),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~31_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~21_combout\);

-- Location: FF_X45_Y23_N19
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~21_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(6));

-- Location: LCCOMB_X45_Y23_N12
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(6) & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(6),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(7),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0_combout\);

-- Location: LCCOMB_X45_Y23_N14
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(3) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(5) & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4) & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(3),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(5),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~2_combout\);

-- Location: LCCOMB_X45_Y23_N30
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~22_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0_combout\ & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~2_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\ & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~2_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~22_combout\);

-- Location: FF_X45_Y23_N31
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~22_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4));

-- Location: LCCOMB_X45_Y23_N10
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~23_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~2_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2) & 
-- !\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~2_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|always2~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~23_combout\);

-- Location: FF_X45_Y23_N11
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state~23_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(3));

-- Location: LCCOMB_X45_Y23_N20
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal9~0_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(3) & 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\ & (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(5) & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(3),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(5),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~1_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal9~0_combout\);

-- Location: LCCOMB_X45_Y23_N4
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~8_combout\ = (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(6) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(7) & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~2_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(6),
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(7),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal5~2_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~8_combout\);

-- Location: LCCOMB_X45_Y23_N8
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~5_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~8_combout\) # 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal9~0_combout\ & (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(6) $ 
-- (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal9~0_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(6),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~8_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(7),
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~5_combout\);

-- Location: LCCOMB_X45_Y23_N26
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~4_combout\ = ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2) & 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4) & \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~2_combout\))) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~3_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(2),
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|c_state\(4),
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|cmd_ack~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~4_combout\);

-- Location: LCCOMB_X46_Y23_N20
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~2_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~q\ & 
-- ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~0_combout\) # ((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\ & 
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~q\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~0_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal1~4_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|Equal2~0_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~2_combout\);

-- Location: LCCOMB_X46_Y23_N26
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~6_combout\ = (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~5_combout\) # 
-- (((\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~4_combout\) # (\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~2_combout\)) # 
-- (!\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~5_combout\,
	datab => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|sda_oen~1_combout\,
	datac => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~4_combout\,
	datad => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~2_combout\,
	combout => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~6_combout\);

-- Location: FF_X46_Y23_N27
\u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~6_combout\,
	ena => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|opencores_i2c_0|i2c_master_top_inst|byte_controller|bit_controller|scl_oen~q\);

-- Location: LCCOMB_X67_Y36_N0
\u1|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux6~0_combout\ = (\u0|pio_0|data_out\(1) & (\u0|pio_0|data_out\(3))) # (!\u0|pio_0|data_out\(1) & (\u0|pio_0|data_out\(2) $ (((!\u0|pio_0|data_out\(3) & \u0|pio_0|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|pio_0|data_out\(0),
	datac => \u0|pio_0|data_out\(2),
	datad => \u0|pio_0|data_out\(1),
	combout => \u1|Mux6~0_combout\);

-- Location: LCCOMB_X67_Y36_N18
\u1|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux5~0_combout\ = (\u0|pio_0|data_out\(3) & (((\u0|pio_0|data_out\(2)) # (\u0|pio_0|data_out\(1))))) # (!\u0|pio_0|data_out\(3) & (\u0|pio_0|data_out\(2) & (\u0|pio_0|data_out\(0) $ (\u0|pio_0|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|pio_0|data_out\(0),
	datac => \u0|pio_0|data_out\(2),
	datad => \u0|pio_0|data_out\(1),
	combout => \u1|Mux5~0_combout\);

-- Location: LCCOMB_X67_Y36_N12
\u1|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux4~0_combout\ = (\u0|pio_0|data_out\(2) & (\u0|pio_0|data_out\(3))) # (!\u0|pio_0|data_out\(2) & (\u0|pio_0|data_out\(1) & ((\u0|pio_0|data_out\(3)) # (!\u0|pio_0|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|pio_0|data_out\(0),
	datac => \u0|pio_0|data_out\(2),
	datad => \u0|pio_0|data_out\(1),
	combout => \u1|Mux4~0_combout\);

-- Location: LCCOMB_X67_Y36_N14
\u1|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux3~0_combout\ = (\u0|pio_0|data_out\(1) & ((\u0|pio_0|data_out\(3)) # ((\u0|pio_0|data_out\(0) & \u0|pio_0|data_out\(2))))) # (!\u0|pio_0|data_out\(1) & (\u0|pio_0|data_out\(2) $ (((!\u0|pio_0|data_out\(3) & \u0|pio_0|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|pio_0|data_out\(0),
	datac => \u0|pio_0|data_out\(2),
	datad => \u0|pio_0|data_out\(1),
	combout => \u1|Mux3~0_combout\);

-- Location: LCCOMB_X67_Y36_N16
\u1|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux2~0_combout\ = (\u0|pio_0|data_out\(0)) # ((\u0|pio_0|data_out\(1) & (\u0|pio_0|data_out\(3))) # (!\u0|pio_0|data_out\(1) & ((\u0|pio_0|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|pio_0|data_out\(0),
	datac => \u0|pio_0|data_out\(2),
	datad => \u0|pio_0|data_out\(1),
	combout => \u1|Mux2~0_combout\);

-- Location: LCCOMB_X67_Y36_N4
\u1|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux1~0_combout\ = (\u0|pio_0|data_out\(0) & ((\u0|pio_0|data_out\(1)) # (\u0|pio_0|data_out\(3) $ (!\u0|pio_0|data_out\(2))))) # (!\u0|pio_0|data_out\(0) & ((\u0|pio_0|data_out\(2) & (\u0|pio_0|data_out\(3))) # (!\u0|pio_0|data_out\(2) & 
-- ((\u0|pio_0|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(3),
	datab => \u0|pio_0|data_out\(0),
	datac => \u0|pio_0|data_out\(2),
	datad => \u0|pio_0|data_out\(1),
	combout => \u1|Mux1~0_combout\);

-- Location: LCCOMB_X67_Y36_N22
\u1|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u1|Mux0~0_combout\ = \u0|pio_0|data_out\(3) $ (((\u0|pio_0|data_out\(1) & ((!\u0|pio_0|data_out\(0)) # (!\u0|pio_0|data_out\(2)))) # (!\u0|pio_0|data_out\(1) & (\u0|pio_0|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_0|data_out\(1),
	datab => \u0|pio_0|data_out\(2),
	datac => \u0|pio_0|data_out\(3),
	datad => \u0|pio_0|data_out\(0),
	combout => \u1|Mux0~0_combout\);

-- Location: LCCOMB_X67_Y39_N0
\u2|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux6~0_combout\ = (\u0|pio_1|data_out\(1) & (((\u0|pio_1|data_out\(3))))) # (!\u0|pio_1|data_out\(1) & (\u0|pio_1|data_out\(2) $ (((!\u0|pio_1|data_out\(3) & \u0|pio_1|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_1|data_out\(1),
	datab => \u0|pio_1|data_out\(2),
	datac => \u0|pio_1|data_out\(3),
	datad => \u0|pio_1|data_out\(0),
	combout => \u2|Mux6~0_combout\);

-- Location: LCCOMB_X67_Y39_N18
\u2|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux5~0_combout\ = (\u0|pio_1|data_out\(2) & ((\u0|pio_1|data_out\(3)) # (\u0|pio_1|data_out\(1) $ (\u0|pio_1|data_out\(0))))) # (!\u0|pio_1|data_out\(2) & (\u0|pio_1|data_out\(1) & (\u0|pio_1|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_1|data_out\(1),
	datab => \u0|pio_1|data_out\(2),
	datac => \u0|pio_1|data_out\(3),
	datad => \u0|pio_1|data_out\(0),
	combout => \u2|Mux5~0_combout\);

-- Location: LCCOMB_X67_Y39_N12
\u2|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux4~0_combout\ = (\u0|pio_1|data_out\(2) & (((\u0|pio_1|data_out\(3))))) # (!\u0|pio_1|data_out\(2) & (\u0|pio_1|data_out\(1) & ((\u0|pio_1|data_out\(3)) # (!\u0|pio_1|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_1|data_out\(1),
	datab => \u0|pio_1|data_out\(2),
	datac => \u0|pio_1|data_out\(3),
	datad => \u0|pio_1|data_out\(0),
	combout => \u2|Mux4~0_combout\);

-- Location: LCCOMB_X67_Y39_N22
\u2|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux3~0_combout\ = (\u0|pio_1|data_out\(1) & ((\u0|pio_1|data_out\(3)) # ((\u0|pio_1|data_out\(2) & \u0|pio_1|data_out\(0))))) # (!\u0|pio_1|data_out\(1) & (\u0|pio_1|data_out\(2) $ (((!\u0|pio_1|data_out\(3) & \u0|pio_1|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_1|data_out\(1),
	datab => \u0|pio_1|data_out\(2),
	datac => \u0|pio_1|data_out\(3),
	datad => \u0|pio_1|data_out\(0),
	combout => \u2|Mux3~0_combout\);

-- Location: LCCOMB_X67_Y39_N8
\u2|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux2~0_combout\ = (\u0|pio_1|data_out\(0)) # ((\u0|pio_1|data_out\(1) & ((\u0|pio_1|data_out\(3)))) # (!\u0|pio_1|data_out\(1) & (\u0|pio_1|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_1|data_out\(1),
	datab => \u0|pio_1|data_out\(2),
	datac => \u0|pio_1|data_out\(3),
	datad => \u0|pio_1|data_out\(0),
	combout => \u2|Mux2~0_combout\);

-- Location: LCCOMB_X67_Y39_N28
\u2|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux1~0_combout\ = (\u0|pio_1|data_out\(0) & ((\u0|pio_1|data_out\(1)) # (\u0|pio_1|data_out\(3) $ (!\u0|pio_1|data_out\(2))))) # (!\u0|pio_1|data_out\(0) & ((\u0|pio_1|data_out\(2) & (\u0|pio_1|data_out\(3))) # (!\u0|pio_1|data_out\(2) & 
-- ((\u0|pio_1|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_1|data_out\(3),
	datab => \u0|pio_1|data_out\(0),
	datac => \u0|pio_1|data_out\(2),
	datad => \u0|pio_1|data_out\(1),
	combout => \u2|Mux1~0_combout\);

-- Location: LCCOMB_X67_Y39_N30
\u2|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u2|Mux0~0_combout\ = \u0|pio_1|data_out\(3) $ (((\u0|pio_1|data_out\(1) & ((!\u0|pio_1|data_out\(0)) # (!\u0|pio_1|data_out\(2)))) # (!\u0|pio_1|data_out\(1) & (\u0|pio_1|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_1|data_out\(1),
	datab => \u0|pio_1|data_out\(2),
	datac => \u0|pio_1|data_out\(3),
	datad => \u0|pio_1|data_out\(0),
	combout => \u2|Mux0~0_combout\);

-- Location: LCCOMB_X67_Y39_N2
\u3|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux6~0_combout\ = (\u0|pio_2|data_out\(1) & (((\u0|pio_2|data_out\(3))))) # (!\u0|pio_2|data_out\(1) & (\u0|pio_2|data_out\(2) $ (((\u0|pio_2|data_out\(0) & !\u0|pio_2|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|data_out\(0),
	datab => \u0|pio_2|data_out\(3),
	datac => \u0|pio_2|data_out\(2),
	datad => \u0|pio_2|data_out\(1),
	combout => \u3|Mux6~0_combout\);

-- Location: LCCOMB_X67_Y39_N4
\u3|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux5~0_combout\ = (\u0|pio_2|data_out\(3) & (((\u0|pio_2|data_out\(2)) # (\u0|pio_2|data_out\(1))))) # (!\u0|pio_2|data_out\(3) & (\u0|pio_2|data_out\(2) & (\u0|pio_2|data_out\(0) $ (\u0|pio_2|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|data_out\(0),
	datab => \u0|pio_2|data_out\(3),
	datac => \u0|pio_2|data_out\(2),
	datad => \u0|pio_2|data_out\(1),
	combout => \u3|Mux5~0_combout\);

-- Location: LCCOMB_X67_Y39_N6
\u3|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux4~0_combout\ = (\u0|pio_2|data_out\(2) & (((\u0|pio_2|data_out\(3))))) # (!\u0|pio_2|data_out\(2) & (\u0|pio_2|data_out\(1) & ((\u0|pio_2|data_out\(3)) # (!\u0|pio_2|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|data_out\(0),
	datab => \u0|pio_2|data_out\(3),
	datac => \u0|pio_2|data_out\(2),
	datad => \u0|pio_2|data_out\(1),
	combout => \u3|Mux4~0_combout\);

-- Location: LCCOMB_X67_Y39_N26
\u3|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux3~0_combout\ = (\u0|pio_2|data_out\(1) & ((\u0|pio_2|data_out\(3)) # ((\u0|pio_2|data_out\(2) & \u0|pio_2|data_out\(0))))) # (!\u0|pio_2|data_out\(1) & (\u0|pio_2|data_out\(2) $ (((!\u0|pio_2|data_out\(3) & \u0|pio_2|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|data_out\(3),
	datab => \u0|pio_2|data_out\(2),
	datac => \u0|pio_2|data_out\(0),
	datad => \u0|pio_2|data_out\(1),
	combout => \u3|Mux3~0_combout\);

-- Location: LCCOMB_X67_Y39_N20
\u3|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux2~0_combout\ = (\u0|pio_2|data_out\(0)) # ((\u0|pio_2|data_out\(1) & ((\u0|pio_2|data_out\(3)))) # (!\u0|pio_2|data_out\(1) & (\u0|pio_2|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|data_out\(0),
	datab => \u0|pio_2|data_out\(2),
	datac => \u0|pio_2|data_out\(1),
	datad => \u0|pio_2|data_out\(3),
	combout => \u3|Mux2~0_combout\);

-- Location: LCCOMB_X67_Y39_N14
\u3|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux1~0_combout\ = (\u0|pio_2|data_out\(0) & ((\u0|pio_2|data_out\(1)) # (\u0|pio_2|data_out\(3) $ (!\u0|pio_2|data_out\(2))))) # (!\u0|pio_2|data_out\(0) & ((\u0|pio_2|data_out\(2) & (\u0|pio_2|data_out\(3))) # (!\u0|pio_2|data_out\(2) & 
-- ((\u0|pio_2|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|data_out\(0),
	datab => \u0|pio_2|data_out\(3),
	datac => \u0|pio_2|data_out\(2),
	datad => \u0|pio_2|data_out\(1),
	combout => \u3|Mux1~0_combout\);

-- Location: LCCOMB_X67_Y39_N16
\u3|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u3|Mux0~0_combout\ = \u0|pio_2|data_out\(3) $ (((\u0|pio_2|data_out\(2) & ((!\u0|pio_2|data_out\(1)) # (!\u0|pio_2|data_out\(0)))) # (!\u0|pio_2|data_out\(2) & ((\u0|pio_2|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_2|data_out\(0),
	datab => \u0|pio_2|data_out\(2),
	datac => \u0|pio_2|data_out\(3),
	datad => \u0|pio_2|data_out\(1),
	combout => \u3|Mux0~0_combout\);

-- Location: LCCOMB_X62_Y35_N24
\u4|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u4|Mux6~0_combout\ = (\u0|pio_3|data_out\(1) & (((\u0|pio_3|data_out\(3))))) # (!\u0|pio_3|data_out\(1) & (\u0|pio_3|data_out\(2) $ (((!\u0|pio_3|data_out\(3) & \u0|pio_3|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_3|data_out\(1),
	datab => \u0|pio_3|data_out\(2),
	datac => \u0|pio_3|data_out\(3),
	datad => \u0|pio_3|data_out\(0),
	combout => \u4|Mux6~0_combout\);

-- Location: LCCOMB_X62_Y35_N2
\u4|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u4|Mux5~0_combout\ = (\u0|pio_3|data_out\(2) & ((\u0|pio_3|data_out\(3)) # (\u0|pio_3|data_out\(1) $ (\u0|pio_3|data_out\(0))))) # (!\u0|pio_3|data_out\(2) & (\u0|pio_3|data_out\(1) & (\u0|pio_3|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_3|data_out\(1),
	datab => \u0|pio_3|data_out\(2),
	datac => \u0|pio_3|data_out\(3),
	datad => \u0|pio_3|data_out\(0),
	combout => \u4|Mux5~0_combout\);

-- Location: LCCOMB_X62_Y35_N20
\u4|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u4|Mux4~0_combout\ = (\u0|pio_3|data_out\(2) & (((\u0|pio_3|data_out\(3))))) # (!\u0|pio_3|data_out\(2) & (\u0|pio_3|data_out\(1) & ((\u0|pio_3|data_out\(3)) # (!\u0|pio_3|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_3|data_out\(1),
	datab => \u0|pio_3|data_out\(2),
	datac => \u0|pio_3|data_out\(3),
	datad => \u0|pio_3|data_out\(0),
	combout => \u4|Mux4~0_combout\);

-- Location: LCCOMB_X62_Y35_N0
\u4|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u4|Mux3~0_combout\ = (\u0|pio_3|data_out\(1) & ((\u0|pio_3|data_out\(3)) # ((\u0|pio_3|data_out\(2) & \u0|pio_3|data_out\(0))))) # (!\u0|pio_3|data_out\(1) & (\u0|pio_3|data_out\(2) $ (((\u0|pio_3|data_out\(0) & !\u0|pio_3|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_3|data_out\(1),
	datab => \u0|pio_3|data_out\(2),
	datac => \u0|pio_3|data_out\(0),
	datad => \u0|pio_3|data_out\(3),
	combout => \u4|Mux3~0_combout\);

-- Location: LCCOMB_X62_Y35_N26
\u4|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u4|Mux2~0_combout\ = (\u0|pio_3|data_out\(0)) # ((\u0|pio_3|data_out\(1) & (\u0|pio_3|data_out\(3))) # (!\u0|pio_3|data_out\(1) & ((\u0|pio_3|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_3|data_out\(3),
	datab => \u0|pio_3|data_out\(2),
	datac => \u0|pio_3|data_out\(1),
	datad => \u0|pio_3|data_out\(0),
	combout => \u4|Mux2~0_combout\);

-- Location: LCCOMB_X62_Y35_N4
\u4|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u4|Mux1~0_combout\ = (\u0|pio_3|data_out\(2) & ((\u0|pio_3|data_out\(3)) # ((\u0|pio_3|data_out\(1) & \u0|pio_3|data_out\(0))))) # (!\u0|pio_3|data_out\(2) & ((\u0|pio_3|data_out\(1)) # ((!\u0|pio_3|data_out\(3) & \u0|pio_3|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_3|data_out\(1),
	datab => \u0|pio_3|data_out\(3),
	datac => \u0|pio_3|data_out\(2),
	datad => \u0|pio_3|data_out\(0),
	combout => \u4|Mux1~0_combout\);

-- Location: LCCOMB_X62_Y35_N22
\u4|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u4|Mux0~0_combout\ = \u0|pio_3|data_out\(3) $ (((\u0|pio_3|data_out\(1) & ((!\u0|pio_3|data_out\(0)) # (!\u0|pio_3|data_out\(2)))) # (!\u0|pio_3|data_out\(1) & (\u0|pio_3|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_3|data_out\(1),
	datab => \u0|pio_3|data_out\(2),
	datac => \u0|pio_3|data_out\(3),
	datad => \u0|pio_3|data_out\(0),
	combout => \u4|Mux0~0_combout\);

-- Location: LCCOMB_X67_Y36_N10
\u5|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u5|Mux6~0_combout\ = (\u0|pio_4|data_out\(1) & (\u0|pio_4|data_out\(3))) # (!\u0|pio_4|data_out\(1) & (\u0|pio_4|data_out\(2) $ (((!\u0|pio_4|data_out\(3) & \u0|pio_4|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_4|data_out\(3),
	datab => \u0|pio_4|data_out\(0),
	datac => \u0|pio_4|data_out\(2),
	datad => \u0|pio_4|data_out\(1),
	combout => \u5|Mux6~0_combout\);

-- Location: LCCOMB_X67_Y36_N20
\u5|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u5|Mux5~0_combout\ = (\u0|pio_4|data_out\(3) & (((\u0|pio_4|data_out\(2)) # (\u0|pio_4|data_out\(1))))) # (!\u0|pio_4|data_out\(3) & (\u0|pio_4|data_out\(2) & (\u0|pio_4|data_out\(0) $ (\u0|pio_4|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_4|data_out\(3),
	datab => \u0|pio_4|data_out\(0),
	datac => \u0|pio_4|data_out\(2),
	datad => \u0|pio_4|data_out\(1),
	combout => \u5|Mux5~0_combout\);

-- Location: LCCOMB_X67_Y36_N6
\u5|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u5|Mux4~0_combout\ = (\u0|pio_4|data_out\(2) & (\u0|pio_4|data_out\(3))) # (!\u0|pio_4|data_out\(2) & (\u0|pio_4|data_out\(1) & ((\u0|pio_4|data_out\(3)) # (!\u0|pio_4|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_4|data_out\(3),
	datab => \u0|pio_4|data_out\(0),
	datac => \u0|pio_4|data_out\(2),
	datad => \u0|pio_4|data_out\(1),
	combout => \u5|Mux4~0_combout\);

-- Location: LCCOMB_X67_Y36_N2
\u5|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u5|Mux3~0_combout\ = (\u0|pio_4|data_out\(1) & ((\u0|pio_4|data_out\(3)) # ((\u0|pio_4|data_out\(2) & \u0|pio_4|data_out\(0))))) # (!\u0|pio_4|data_out\(1) & (\u0|pio_4|data_out\(2) $ (((!\u0|pio_4|data_out\(3) & \u0|pio_4|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_4|data_out\(2),
	datab => \u0|pio_4|data_out\(3),
	datac => \u0|pio_4|data_out\(0),
	datad => \u0|pio_4|data_out\(1),
	combout => \u5|Mux3~0_combout\);

-- Location: LCCOMB_X67_Y36_N28
\u5|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u5|Mux2~0_combout\ = (\u0|pio_4|data_out\(0)) # ((\u0|pio_4|data_out\(1) & ((\u0|pio_4|data_out\(3)))) # (!\u0|pio_4|data_out\(1) & (\u0|pio_4|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_4|data_out\(2),
	datab => \u0|pio_4|data_out\(0),
	datac => \u0|pio_4|data_out\(1),
	datad => \u0|pio_4|data_out\(3),
	combout => \u5|Mux2~0_combout\);

-- Location: LCCOMB_X67_Y36_N30
\u5|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u5|Mux1~0_combout\ = (\u0|pio_4|data_out\(0) & ((\u0|pio_4|data_out\(1)) # (\u0|pio_4|data_out\(3) $ (!\u0|pio_4|data_out\(2))))) # (!\u0|pio_4|data_out\(0) & ((\u0|pio_4|data_out\(2) & (\u0|pio_4|data_out\(3))) # (!\u0|pio_4|data_out\(2) & 
-- ((\u0|pio_4|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_4|data_out\(3),
	datab => \u0|pio_4|data_out\(0),
	datac => \u0|pio_4|data_out\(2),
	datad => \u0|pio_4|data_out\(1),
	combout => \u5|Mux1~0_combout\);

-- Location: LCCOMB_X67_Y36_N8
\u5|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u5|Mux0~0_combout\ = \u0|pio_4|data_out\(3) $ (((\u0|pio_4|data_out\(2) & ((!\u0|pio_4|data_out\(1)) # (!\u0|pio_4|data_out\(0)))) # (!\u0|pio_4|data_out\(2) & ((\u0|pio_4|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|pio_4|data_out\(2),
	datab => \u0|pio_4|data_out\(0),
	datac => \u0|pio_4|data_out\(3),
	datad => \u0|pio_4|data_out\(1),
	combout => \u5|Mux0~0_combout\);

-- Location: LCCOMB_X15_Y6_N0
\auto_hub|~GND\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X43_Y36_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X43_Y33_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);
END structure;


