

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                      8.86364MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        1 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_Fxktmp
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qtlExy"
Running: cat _ptx_qtlExy | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_tyfQIH
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_tyfQIH --output-file  /dev/null 2> _ptx_qtlExyinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qtlExy _ptx2_tyfQIH _ptx_qtlExyinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=28401

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 55 sec (175 sec)
gpgpu_simulation_rate = 28401 (inst/sec)
gpgpu_simulation_rate = 2339 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=49563

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 10 sec (190 sec)
gpgpu_simulation_rate = 49563 (inst/sec)
gpgpu_simulation_rate = 3346 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=38470

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f7b5dd769c0 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 14 sec (374 sec)
gpgpu_simulation_rate = 38470 (inst/sec)
gpgpu_simulation_rate = 2901 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=48669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 27 sec (387 sec)
gpgpu_simulation_rate = 48669 (inst/sec)
gpgpu_simulation_rate = 3386 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 754207
gpu_sim_insn = 4974794
gpu_ipc =       6.5961
gpu_tot_sim_cycle = 2292020
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3882
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16592554
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2166
partiton_reqs_in_parallel_util = 16592554
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 754207
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1996 GB/Sec
L2_BW_total  =       1.7738 GB/Sec
gpu_total_sim_rate=25410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53145591	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168104 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001552
n_activity=6169 dram_eff=0.546
bk0: 92a 2169472i bk1: 68a 2169610i bk2: 76a 2169689i bk3: 76a 2169608i bk4: 68a 2169703i bk5: 76a 2169554i bk6: 76a 2169521i bk7: 68a 2169455i bk8: 120a 2169561i bk9: 128a 2169297i bk10: 136a 2169486i bk11: 140a 2169294i bk12: 132a 2169570i bk13: 136a 2169396i bk14: 140a 2169533i bk15: 132a 2169428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00349049
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168105 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001544
n_activity=6242 dram_eff=0.5367
bk0: 80a 2169578i bk1: 76a 2169561i bk2: 72a 2169682i bk3: 76a 2169628i bk4: 68a 2169708i bk5: 84a 2169519i bk6: 72a 2169512i bk7: 68a 2169478i bk8: 108a 2169587i bk9: 132a 2169271i bk10: 152a 2169332i bk11: 140a 2169314i bk12: 128a 2169605i bk13: 132a 2169444i bk14: 132a 2169573i bk15: 136a 2169383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00327804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168050 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001589
n_activity=6522 dram_eff=0.5287
bk0: 84a 2169546i bk1: 72a 2169627i bk2: 92a 2169488i bk3: 88a 2169571i bk4: 80a 2169604i bk5: 72a 2169569i bk6: 84a 2169453i bk7: 76a 2169464i bk8: 120a 2169497i bk9: 120a 2169340i bk10: 140a 2169453i bk11: 140a 2169317i bk12: 128a 2169608i bk13: 140a 2169377i bk14: 132a 2169582i bk15: 136a 2169420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00316744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168083 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001566
n_activity=6342 dram_eff=0.5358
bk0: 80a 2169541i bk1: 92a 2169464i bk2: 72a 2169692i bk3: 68a 2169692i bk4: 76a 2169641i bk5: 84a 2169540i bk6: 80a 2169557i bk7: 68a 2169501i bk8: 116a 2169557i bk9: 124a 2169312i bk10: 132a 2169544i bk11: 140a 2169329i bk12: 140a 2169507i bk13: 136a 2169388i bk14: 132a 2169542i bk15: 136a 2169434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0029089
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168092 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001558
n_activity=6229 dram_eff=0.5426
bk0: 88a 2169488i bk1: 84a 2169472i bk2: 84a 2169606i bk3: 72a 2169638i bk4: 64a 2169734i bk5: 68a 2169646i bk6: 88a 2169391i bk7: 76a 2169451i bk8: 112a 2169504i bk9: 112a 2169425i bk10: 136a 2169492i bk11: 132a 2169372i bk12: 136a 2169536i bk13: 128a 2169468i bk14: 148a 2169412i bk15: 140a 2169340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325822
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001582
n_activity=6394 dram_eff=0.5368
bk0: 72a 2169628i bk1: 84a 2169508i bk2: 84a 2169589i bk3: 76a 2169645i bk4: 76a 2169621i bk5: 68a 2169604i bk6: 68a 2169513i bk7: 76a 2169446i bk8: 120a 2169532i bk9: 128a 2169323i bk10: 148a 2169385i bk11: 144a 2169315i bk12: 136a 2169557i bk13: 140a 2169347i bk14: 140a 2169498i bk15: 132a 2169446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00350063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168072 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6369 dram_eff=0.5376
bk0: 80a 2169616i bk1: 72a 2169562i bk2: 80a 2169597i bk3: 68a 2169654i bk4: 80a 2169604i bk5: 72a 2169587i bk6: 80a 2169522i bk7: 80a 2169416i bk8: 136a 2169439i bk9: 116a 2169405i bk10: 132a 2169527i bk11: 136a 2169330i bk12: 140a 2169509i bk13: 136a 2169397i bk14: 140a 2169514i bk15: 144a 2169236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00322735
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168060 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001578
n_activity=6437 dram_eff=0.5319
bk0: 76a 2169603i bk1: 80a 2169586i bk2: 76a 2169658i bk3: 72a 2169629i bk4: 68a 2169720i bk5: 72a 2169577i bk6: 76a 2169465i bk7: 88a 2169420i bk8: 112a 2169570i bk9: 108a 2169451i bk10: 148a 2169429i bk11: 152a 2169197i bk12: 148a 2169429i bk13: 136a 2169379i bk14: 144a 2169459i bk15: 136a 2169399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00308771
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168149 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001527
n_activity=5769 dram_eff=0.5744
bk0: 68a 2169648i bk1: 76a 2169586i bk2: 92a 2169590i bk3: 92a 2169637i bk4: 76a 2169592i bk5: 64a 2169593i bk6: 68a 2169507i bk7: 80a 2169363i bk8: 108a 2169589i bk9: 112a 2169460i bk10: 132a 2169565i bk11: 136a 2169410i bk12: 132a 2169562i bk13: 144a 2169335i bk14: 136a 2169526i bk15: 124a 2169464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00309831
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168197 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001485
n_activity=5499 dram_eff=0.5859
bk0: 72a 2169651i bk1: 72a 2169571i bk2: 72a 2169705i bk3: 76a 2169678i bk4: 72a 2169667i bk5: 72a 2169559i bk6: 76a 2169475i bk7: 64a 2169472i bk8: 112a 2169556i bk9: 116a 2169421i bk10: 132a 2169549i bk11: 132a 2169399i bk12: 132a 2169583i bk13: 132a 2169445i bk14: 128a 2169589i bk15: 140a 2169369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262962
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0xc08dbf00, atomic=0 1 entries : 0x7f7b4d14bf40 :  mf: uid=754509, sid09:w17, part=10, addr=0xc08dbf20, load , size=32, unknown  status = IN_PARTITION_DRAM (2292019), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2169894 n_nop=2168070 n_act=67 n_pre=51 n_req=444 n_rd=1683 n_write=23 bw_util=0.001572
n_activity=6457 dram_eff=0.5284
bk0: 88a 2169577i bk1: 76a 2169599i bk2: 80a 2169621i bk3: 72a 2169660i bk4: 72a 2169677i bk5: 80a 2169529i bk6: 79a 2169444i bk7: 72a 2169433i bk8: 128a 2169466i bk9: 128a 2169343i bk10: 136a 2169518i bk11: 140a 2169295i bk12: 132a 2169573i bk13: 140a 2169357i bk14: 132a 2169525i bk15: 128a 2169417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00282548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Accepted packet rate average = 0.000253114
	minimum = 0.000190929 (at node 18)
	maximum = 0.000318878 (at node 42)
Injected flit rate average = 0.000380228
	minimum = 0.000190929 (at node 18)
	maximum = 0.000625824 (at node 42)
Accepted flit rate average= 0.000380228
	minimum = 0.000277113 (at node 37)
	maximum = 0.000546933 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Accepted packet rate average = 0.0180113 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.022062 (5 samples)
Injected flit rate average = 0.0271004 (5 samples)
	minimum = 0.0153055 (5 samples)
	maximum = 0.0449961 (5 samples)
Accepted flit rate average = 0.0271004 (5 samples)
	minimum = 0.0202354 (5 samples)
	maximum = 0.0346142 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 37 sec (937 sec)
gpgpu_simulation_rate = 25410 (inst/sec)
gpgpu_simulation_rate = 2446 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3560
gpu_sim_insn = 4448504
gpu_ipc =    1249.5798
gpu_tot_sim_cycle = 2517730
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.2238
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 78320
partiton_reqs_in_parallel_total    = 25708781
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2422
partiton_reqs_in_parallel_util = 78320
partiton_reqs_in_parallel_util_total    = 25708781
gpu_sim_cycle_parition_util = 3560
gpu_tot_sim_cycle_parition_util    = 1168590
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     235.4424 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=29714

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
706, 706, 705, 706, 705, 706, 954, 706, 706, 721, 706, 706, 706, 706, 706, 721, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 570, 570, 570, 570, 570, 570, 819, 570, 570, 570, 570, 570, 570, 570, 570, 570, 717, 505, 505, 505, 505, 505, 520, 505, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130440	W0_Idle:53152913	W0_Scoreboard:7936318	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1403 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2517729 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37229 	9461 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24242 	423 	109 	3 	22060 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37165 	8933 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26057     23323      2203      4467      2440      6440      2430      2649     10284      9389     16260     15423     25735     23721     19341     20281
dram[1]:      19142     19934      8905      2007      2568      3595      3134      2461     12706     12685     20911     16205     26695     25922     20312     19156
dram[2]:      17451     22083     10296      3295     10770      2320      2148      2395     10329     10608     15166     14591     26694     25275     20236     27038
dram[3]:      29887     14839      2951      2336     11442      3533      2215      2600     12113     15298     15782     14839     27351     30405     21986     20774
dram[4]:      16070     18517     12397      2187      2811      2654      2100      2576     10620     11329     20383     16305     23731     26672     18575     20546
dram[5]:      20956     18162      2212      2038      5920      2463      6453      2477      9887      9062     13935     14585     23740     25429     21157     22985
dram[6]:      19989     21568      9257     14896      7331      2521      5173      2018      8400     10582     16573     15645     27546     26466     21300     22331
dram[7]:      19899     19891      2085      5724      2594      2231     12659      4602     11954     12313     18619     25008     20126     22919     20582     29879
dram[8]:      19256     17174      1661      1863      1996      2550      5420      2128     12787     12304     16623     16103     22409     20682     28765     24342
dram[9]:      18259     17180      2270      2076      2302      2067      4148      2748     12974     20431     16141     16624     23549     23536     22962     26514
dram[10]:      15672     17375      1787     16613      4337      2130      5463      2308     11197     10710     18161     14391     23589     21155     22321     22951
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174713 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001547
n_activity=6169 dram_eff=0.546
bk0: 92a 2176081i bk1: 68a 2176219i bk2: 76a 2176298i bk3: 76a 2176217i bk4: 68a 2176312i bk5: 76a 2176163i bk6: 76a 2176130i bk7: 68a 2176064i bk8: 120a 2176170i bk9: 128a 2175906i bk10: 136a 2176095i bk11: 140a 2175903i bk12: 132a 2176179i bk13: 136a 2176005i bk14: 140a 2176142i bk15: 132a 2176037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174714 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001539
n_activity=6242 dram_eff=0.5367
bk0: 80a 2176187i bk1: 76a 2176170i bk2: 72a 2176291i bk3: 76a 2176237i bk4: 68a 2176317i bk5: 84a 2176128i bk6: 72a 2176121i bk7: 68a 2176087i bk8: 108a 2176196i bk9: 132a 2175880i bk10: 152a 2175941i bk11: 140a 2175923i bk12: 128a 2176214i bk13: 132a 2176053i bk14: 132a 2176182i bk15: 136a 2175992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00326809
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174659 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001584
n_activity=6522 dram_eff=0.5287
bk0: 84a 2176155i bk1: 72a 2176236i bk2: 92a 2176097i bk3: 88a 2176180i bk4: 80a 2176213i bk5: 72a 2176178i bk6: 84a 2176062i bk7: 76a 2176073i bk8: 120a 2176106i bk9: 120a 2175949i bk10: 140a 2176062i bk11: 140a 2175926i bk12: 128a 2176217i bk13: 140a 2175986i bk14: 132a 2176191i bk15: 136a 2176029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174692 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001561
n_activity=6342 dram_eff=0.5358
bk0: 80a 2176150i bk1: 92a 2176073i bk2: 72a 2176301i bk3: 68a 2176301i bk4: 76a 2176250i bk5: 84a 2176149i bk6: 80a 2176166i bk7: 68a 2176110i bk8: 116a 2176166i bk9: 124a 2175921i bk10: 132a 2176153i bk11: 140a 2175938i bk12: 140a 2176116i bk13: 136a 2175997i bk14: 132a 2176151i bk15: 136a 2176043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00290006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174701 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001553
n_activity=6229 dram_eff=0.5426
bk0: 88a 2176097i bk1: 84a 2176081i bk2: 84a 2176215i bk3: 72a 2176247i bk4: 64a 2176343i bk5: 68a 2176255i bk6: 88a 2176000i bk7: 76a 2176060i bk8: 112a 2176113i bk9: 112a 2176034i bk10: 136a 2176101i bk11: 132a 2175981i bk12: 136a 2176145i bk13: 128a 2176077i bk14: 148a 2176021i bk15: 140a 2175949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324833
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001577
n_activity=6394 dram_eff=0.5368
bk0: 72a 2176237i bk1: 84a 2176117i bk2: 84a 2176198i bk3: 76a 2176254i bk4: 76a 2176230i bk5: 68a 2176213i bk6: 68a 2176122i bk7: 76a 2176055i bk8: 120a 2176141i bk9: 128a 2175932i bk10: 148a 2175994i bk11: 144a 2175924i bk12: 136a 2176166i bk13: 140a 2175956i bk14: 140a 2176107i bk15: 132a 2176055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00349
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174681 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6369 dram_eff=0.5376
bk0: 80a 2176225i bk1: 72a 2176171i bk2: 80a 2176206i bk3: 68a 2176263i bk4: 80a 2176213i bk5: 72a 2176196i bk6: 80a 2176131i bk7: 80a 2176025i bk8: 136a 2176048i bk9: 116a 2176014i bk10: 132a 2176136i bk11: 136a 2175939i bk12: 140a 2176118i bk13: 136a 2176006i bk14: 140a 2176123i bk15: 144a 2175845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174669 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001573
n_activity=6437 dram_eff=0.5319
bk0: 76a 2176212i bk1: 80a 2176195i bk2: 76a 2176267i bk3: 72a 2176238i bk4: 68a 2176329i bk5: 72a 2176186i bk6: 76a 2176074i bk7: 88a 2176029i bk8: 112a 2176179i bk9: 108a 2176060i bk10: 148a 2176038i bk11: 152a 2175806i bk12: 148a 2176038i bk13: 136a 2175988i bk14: 144a 2176068i bk15: 136a 2176008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307833
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174758 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001523
n_activity=5769 dram_eff=0.5744
bk0: 68a 2176257i bk1: 76a 2176195i bk2: 92a 2176199i bk3: 92a 2176246i bk4: 76a 2176201i bk5: 64a 2176202i bk6: 68a 2176116i bk7: 80a 2175972i bk8: 108a 2176198i bk9: 112a 2176069i bk10: 132a 2176174i bk11: 136a 2176019i bk12: 132a 2176171i bk13: 144a 2175944i bk14: 136a 2176135i bk15: 124a 2176073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174806 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.00148
n_activity=5499 dram_eff=0.5859
bk0: 72a 2176260i bk1: 72a 2176180i bk2: 72a 2176314i bk3: 76a 2176287i bk4: 72a 2176276i bk5: 72a 2176168i bk6: 76a 2176084i bk7: 64a 2176081i bk8: 112a 2176165i bk9: 116a 2176030i bk10: 132a 2176158i bk11: 132a 2176008i bk12: 132a 2176192i bk13: 132a 2176054i bk14: 128a 2176198i bk15: 140a 2175978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2176503 n_nop=2174678 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001569
n_activity=6470 dram_eff=0.5277
bk0: 88a 2176186i bk1: 76a 2176208i bk2: 80a 2176230i bk3: 72a 2176269i bk4: 72a 2176286i bk5: 80a 2176138i bk6: 80a 2176051i bk7: 72a 2176042i bk8: 128a 2176075i bk9: 128a 2175952i bk10: 136a 2176127i bk11: 140a 2175904i bk12: 132a 2176182i bk13: 140a 2175966i bk14: 132a 2176134i bk15: 128a 2176026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0028169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97863
	minimum = 6
	maximum = 46
Network latency average = 7.93243
	minimum = 6
	maximum = 39
Slowest packet = 87629
Flit latency average = 7.70643
	minimum = 6
	maximum = 38
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Accepted packet rate average = 0.0496937
	minimum = 0.0410228 (at node 25)
	maximum = 0.0782523 (at node 44)
Injected flit rate average = 0.0745406
	minimum = 0.0415847 (at node 25)
	maximum = 0.130374 (at node 44)
Accepted flit rate average= 0.0745406
	minimum = 0.0564765 (at node 42)
	maximum = 0.104383 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5395 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.3333 (6 samples)
Network latency average = 9.93945 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.3333 (6 samples)
Flit latency average = 9.73358 (6 samples)
	minimum = 6 (6 samples)
	maximum = 46.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Accepted packet rate average = 0.0232917 (6 samples)
	minimum = 0.0195917 (6 samples)
	maximum = 0.0314271 (6 samples)
Injected flit rate average = 0.0350071 (6 samples)
	minimum = 0.0196853 (6 samples)
	maximum = 0.0592257 (6 samples)
Accepted flit rate average = 0.0350071 (6 samples)
	minimum = 0.0262756 (6 samples)
	maximum = 0.0462423 (6 samples)
Injected packet size average = 1.50299 (6 samples)
Accepted packet size average = 1.50299 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 51 sec (951 sec)
gpgpu_simulation_rate = 29714 (inst/sec)
gpgpu_simulation_rate = 2647 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 555367
gpu_sim_insn = 4995458
gpu_ipc =       8.9949
gpu_tot_sim_cycle = 3300319
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =      10.0760
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 12218074
partiton_reqs_in_parallel_total    = 25787101
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.5156
partiton_reqs_in_parallel_util = 12218074
partiton_reqs_in_parallel_util_total    = 25787101
gpu_sim_cycle_parition_util = 555367
gpu_tot_sim_cycle_parition_util    = 1172150
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       2.6469 GB/Sec
L2_BW_total  =       1.9313 GB/Sec
gpu_total_sim_rate=23940

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
844, 844, 843, 844, 843, 844, 1092, 844, 844, 859, 844, 844, 988, 844, 844, 859, 1076, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 639, 639, 639, 639, 639, 639, 888, 639, 639, 861, 639, 809, 639, 639, 639, 639, 1003, 620, 620, 620, 620, 620, 635, 620, 620, 620, 620, 620, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153489	W0_Idle:77542973	W0_Scoreboard:14205438	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 275007 
averagemflatency = 1218 
max_icnt2mem_latency = 274751 
max_icnt2sh_latency = 3300318 
mrq_lat_table:4962 	269 	279 	1275 	334 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51029 	11109 	36 	0 	899 	131 	2574 	1207 	12 	39 	32 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	35208 	439 	109 	3 	26530 	51 	0 	0 	0 	899 	131 	2574 	1208 	11 	39 	32 	10 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50350 	9223 	3814 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	492 	70 	1 	3 	7 	5 	19 	16 	10 	14 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    184659    468563    244295    278201    431495    332834    513748    151118    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    181258    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    184709    194167    266664    274128    193006    275627    255225    313083    164840    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    184663    265520    195788    526695    349571    362685    289887    446124    381675    164844    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    194704 
dram[6]:    195495    307636    354062    359713    284712    329934    301590    233602    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    211332    206112    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    192444    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    210163    177615    273559    335491    471074    291452    115643    516484    496384    156416    503333    279837    496868    493711    267311 
dram[10]:    443420    183504    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.583333  3.500000  4.250000  3.727273  2.722222  2.238095  2.727273  3.642857  2.789474  3.388889  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.666667  2.642857  3.083333  3.100000  2.916667  3.700000  2.857143  3.000000  3.923077  2.666667  4.272727  5.000000  7.333333  5.571429  4.416667  5.200000 
dram[2]:  2.086957  3.777778  2.437500  2.933333  3.166667  2.642857  2.533333  2.916667  2.894737  3.294118  3.411765  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.500000  3.363636  2.647059  3.000000  2.916667  2.647059  3.571429  2.888889  4.600000  4.250000  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.687500  3.000000  3.363636  3.333333  3.333333  3.200000  2.928571  3.285714  3.333333  4.090909  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  3.071429  2.625000  2.444444  4.444445  2.785714  3.444444  3.714286  3.222222  3.615385  3.166667  3.388889  3.769231  6.142857  3.285714  4.083333  4.166667 
dram[6]:  3.142857  3.444444  2.846154  3.222222  3.454545  2.818182  2.900000  2.375000  3.470588  3.000000  4.272727  3.250000  3.928571  4.900000  4.900000  4.090909 
dram[7]:  3.250000  3.636364  3.714286  2.909091  2.500000  3.100000  2.600000  3.416667  4.200000  4.888889  3.687500  3.375000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.000000  3.900000  2.916667  3.500000  2.571429  2.466667  4.181818  3.727273  3.642857  3.666667  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.625000  3.125000  2.375000  3.083333  2.277778  3.500000  3.090909  3.875000  3.285714  4.000000  3.714286  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.529412  3.625000  3.153846  3.230769  2.937500  2.409091  2.842105  3.111111  4.600000  4.000000  6.250000  5.000000  3.923077  8.200000 
average row locality = 7596/2150 = 3.533023
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15556     16225      1603      3180      1346      3114      1266      4206      6538     17263      9664     12796     20990     20964     15203     16023
dram[1]:      10551     13597      4967      1790      2799      2476      1745      1373      7277     15339     18598     13358     19732     23737     13398     13982
dram[2]:      11939     12161      7089      2091      6418      5599      8746      4066      6101      6571      9745     13743     21797     20249     18992     21809
dram[3]:      13522     10729      2079      1554      5706      2287      1644      1295      7568      9723     11993     11099     21939     22987     22813     14465
dram[4]:       9724     11450      8213      1913      1835      5189      1566      1236      6702      7392     13173     14087     16840     20661     16537     17609
dram[5]:       9662     14037      1668      1381      3821      1658      4713     11347      7103      5897      9769     11378     20318     14879     15924     20396
dram[6]:       9554     13744      8114      9295      7098      9465      6612      8736     10330      6231     11994     13158     18380     19221     16398     18684
dram[7]:      10673     10387      2190      3862     10831      4050      7052      3046      8537      8152     12025     18881     21525     20901     15674     28162
dram[8]:      12601     10430      1551      1591      1514      4901      2979      8056      8566     10927     11133     10275     18486     17106     19675     20943
dram[9]:      11836     13666      1571      1611      1766      1466      2460      1575      8251     15200     13079     11799     17398     16696     17333     20447
dram[10]:      10872      8239      1541     10763      2350      1313      2741      1512      8018      6851     14136     16153     16352     18225     15262     18808
maximum mf latency per bank:
dram[0]:     230680     89771       358     52123       412     84262       502     73682     10608    275007     10680     73384    112927     13337     18334     18365
dram[1]:      18152     89435    128582       364     42733     31869     18179       492     39113    274753    248804     10689     13300     56153     18301     20137
dram[2]:     151750     18175    213550     32738     98251    151684    274831     89547     10607     32067     10648    112938     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804    151783     18339
dram[4]:      18159     25583    240381       371       497    109342      3445       526     10603     10616    151099    151714     13300     13301     18277     18308
dram[5]:      18169    151596      6771       360     78590       441     68354    274808     10607     10623     30159     10678     13300     85125     18268    151589
dram[6]:      18170     18183     89513    213540     89642    151802     73658    274996    274740     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274    274991     73585    219375     32761     10616     10646    137045    248157    274961     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701    151762     32961     89648     10670     10703    112958     13301    248288     89659
dram[9]:      18177     18204       359       359     14978       418     32618       501     10643    230458    112944     10705     13300     13316    109179    180433
dram[10]:      18175     18207       362    258751     32574       430     75319     24641     33038     10662     85985    274983     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3207737 n_nop=3204836 n_act=206 n_pre=190 n_req=708 n_rd=2396 n_write=109 bw_util=0.001562
n_activity=13615 dram_eff=0.368
bk0: 136a 3206984i bk1: 112a 3207107i bk2: 116a 3207234i bk3: 116a 3207274i bk4: 132a 3207177i bk5: 144a 3206838i bk6: 156a 3206694i bk7: 108a 3206964i bk8: 172a 3206995i bk9: 172a 3206722i bk10: 200a 3206776i bk11: 188a 3206795i bk12: 168a 3207119i bk13: 156a 3207066i bk14: 168a 3207109i bk15: 152a 3207133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.002816
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3207737 n_nop=3204963 n_act=186 n_pre=170 n_req=675 n_rd=2324 n_write=94 bw_util=0.001508
n_activity=12976 dram_eff=0.3727
bk0: 136a 3207041i bk1: 124a 3207023i bk2: 116a 3207173i bk3: 112a 3207229i bk4: 116a 3207157i bk5: 132a 3207128i bk6: 124a 3206924i bk7: 128a 3206901i bk8: 168a 3207004i bk9: 180a 3206786i bk10: 176a 3207071i bk11: 172a 3206965i bk12: 152a 3207256i bk13: 148a 3207155i bk14: 172a 3207063i bk15: 168a 3206981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0025956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3207737 n_nop=3204814 n_act=210 n_pre=194 n_req=698 n_rd=2428 n_write=91 bw_util=0.001571
n_activity=14050 dram_eff=0.3586
bk0: 156a 3206785i bk1: 124a 3207152i bk2: 132a 3207034i bk3: 144a 3207013i bk4: 124a 3207140i bk5: 128a 3207019i bk6: 128a 3206942i bk7: 124a 3206950i bk8: 188a 3206832i bk9: 192a 3206700i bk10: 200a 3206826i bk11: 176a 3206842i bk12: 148a 3207287i bk13: 164a 3207048i bk14: 140a 3207360i bk15: 160a 3207115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0025133
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3207737 n_nop=3204819 n_act=204 n_pre=188 n_req=714 n_rd=2416 n_write=110 bw_util=0.001575
n_activity=13877 dram_eff=0.3641
bk0: 152a 3206844i bk1: 128a 3207006i bk2: 128a 3207230i bk3: 120a 3207160i bk4: 148a 3207007i bk5: 132a 3207004i bk6: 128a 3207076i bk7: 140a 3206785i bk8: 172a 3207007i bk9: 176a 3206719i bk10: 164a 3207131i bk11: 180a 3206931i bk12: 164a 3207136i bk13: 160a 3207048i bk14: 148a 3207251i bk15: 176a 3206934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0024338
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc08e4800, atomic=0 1 entries : 0x7f7b50600300 :  mf: uid=1064119, sid06:w08, part=4, addr=0xc08e4860, load , size=32, unknown  status = IN_PARTITION_DRAM (3300318), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3207737 n_nop=3204965 n_act=181 n_pre=165 n_req=682 n_rd=2326 n_write=100 bw_util=0.001513
n_activity=12742 dram_eff=0.3808
bk0: 128a 3206995i bk1: 136a 3207017i bk2: 132a 3207205i bk3: 104a 3207259i bk4: 104a 3207294i bk5: 120a 3207187i bk6: 132a 3206932i bk7: 140a 3206801i bk8: 166a 3206929i bk9: 164a 3206912i bk10: 184a 3206935i bk11: 180a 3206858i bk12: 172a 3207094i bk13: 148a 3207126i bk14: 160a 3207141i bk15: 156a 3207041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00260495
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3207737 n_nop=3204784 n_act=210 n_pre=194 n_req=719 n_rd=2440 n_write=109 bw_util=0.001589
n_activity=14348 dram_eff=0.3553
bk0: 140a 3207028i bk1: 136a 3206922i bk2: 140a 3206968i bk3: 128a 3207173i bk4: 124a 3207081i bk5: 104a 3207166i bk6: 96a 3207177i bk7: 108a 3207060i bk8: 164a 3207090i bk9: 188a 3206752i bk10: 212a 3206816i bk11: 180a 3206864i bk12: 156a 3207248i bk13: 216a 3206577i bk14: 172a 3207062i bk15: 176a 3206941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0027708
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3207737 n_nop=3204875 n_act=200 n_pre=184 n_req=687 n_rd=2388 n_write=90 bw_util=0.001545
n_activity=13693 dram_eff=0.3619
bk0: 144a 3207003i bk1: 112a 3207176i bk2: 128a 3207134i bk3: 108a 3207238i bk4: 128a 3207148i bk5: 112a 3207132i bk6: 112a 3207135i bk7: 128a 3206864i bk8: 192a 3206869i bk9: 180a 3206727i bk10: 172a 3207071i bk11: 188a 3206741i bk12: 188a 3206965i bk13: 164a 3206982i bk14: 168a 3207121i bk15: 164a 3206907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00252078
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3207737 n_nop=3204967 n_act=184 n_pre=168 n_req=675 n_rd=2324 n_write=94 bw_util=0.001508
n_activity=12808 dram_eff=0.3776
bk0: 136a 3207099i bk1: 136a 3207066i bk2: 92a 3207398i bk3: 104a 3207178i bk4: 144a 3206957i bk5: 108a 3207137i bk6: 132a 3206861i bk7: 136a 3206972i bk8: 148a 3207156i bk9: 148a 3207018i bk10: 204a 3206862i bk11: 192a 3206711i bk12: 172a 3207078i bk13: 144a 3207168i bk14: 172a 3207052i bk15: 156a 3207070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00245937
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3207737 n_nop=3205002 n_act=183 n_pre=167 n_req=660 n_rd=2300 n_write=85 bw_util=0.001487
n_activity=12507 dram_eff=0.3814
bk0: 100a 3207281i bk1: 124a 3207165i bk2: 128a 3207152i bk3: 140a 3207160i bk4: 116a 3207164i bk5: 96a 3207202i bk6: 124a 3206918i bk7: 124a 3206846i bk8: 164a 3207089i bk9: 152a 3206989i bk10: 188a 3206977i bk11: 188a 3206781i bk12: 172a 3207068i bk13: 164a 3206976i bk14: 172a 3207051i bk15: 148a 3207096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00245781
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3207737 n_nop=3205033 n_act=183 n_pre=167 n_req=653 n_rd=2268 n_write=86 bw_util=0.001468
n_activity=12590 dram_eff=0.3739
bk0: 104a 3207265i bk1: 96a 3207250i bk2: 132a 3207098i bk3: 128a 3207145i bk4: 136a 3206993i bk5: 120a 3207138i bk6: 112a 3207042i bk7: 108a 3207025i bk8: 164a 3207006i bk9: 148a 3207036i bk10: 184a 3207000i bk11: 176a 3206914i bk12: 160a 3207187i bk13: 164a 3207014i bk14: 168a 3207104i bk15: 168a 3206958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00217256
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3207737 n_nop=3204808 n_act=204 n_pre=188 n_req=725 n_rd=2416 n_write=121 bw_util=0.001582
n_activity=13878 dram_eff=0.3656
bk0: 116a 3207278i bk1: 132a 3207012i bk2: 148a 3207037i bk3: 104a 3207290i bk4: 128a 3207140i bk5: 132a 3206973i bk6: 140a 3206786i bk7: 160a 3206552i bk8: 188a 3206846i bk9: 192a 3206691i bk10: 164a 3207109i bk11: 176a 3206801i bk12: 164a 3207163i bk13: 156a 3207036i bk14: 172a 3207031i bk15: 144a 3207149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00240201

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12283
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.00464
	minimum = 6
	maximum = 28
Network latency average = 6.997
	minimum = 6
	maximum = 26
Slowest packet = 103721
Flit latency average = 6.55548
	minimum = 6
	maximum = 25
Slowest flit = 188067
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000558515
	minimum = 0.000382631 (at node 2)
	maximum = 0.000716645 (at node 38)
Accepted packet rate average = 0.000558515
	minimum = 0.000382631 (at node 2)
	maximum = 0.000716645 (at node 38)
Injected flit rate average = 0.000838618
	minimum = 0.000400637 (at node 2)
	maximum = 0.00137477 (at node 38)
Accepted flit rate average= 0.000838618
	minimum = 0.000672529 (at node 43)
	maximum = 0.00128204 (at node 21)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8917 (7 samples)
	minimum = 6 (7 samples)
	maximum = 58.2857 (7 samples)
Network latency average = 9.5191 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.2857 (7 samples)
Flit latency average = 9.27957 (7 samples)
	minimum = 6 (7 samples)
	maximum = 43.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200441 (7 samples)
	minimum = 0.0168475 (7 samples)
	maximum = 0.0270399 (7 samples)
Accepted packet rate average = 0.0200441 (7 samples)
	minimum = 0.0168475 (7 samples)
	maximum = 0.0270399 (7 samples)
Injected flit rate average = 0.0301259 (7 samples)
	minimum = 0.0169304 (7 samples)
	maximum = 0.0509613 (7 samples)
Accepted flit rate average = 0.0301259 (7 samples)
	minimum = 0.022618 (7 samples)
	maximum = 0.0398194 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 9 sec (1389 sec)
gpgpu_simulation_rate = 23940 (inst/sec)
gpgpu_simulation_rate = 2376 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4031
gpu_sim_insn = 4456084
gpu_ipc =    1105.4537
gpu_tot_sim_cycle = 3526500
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      10.6934
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14466
partiton_reqs_in_parallel = 88682
partiton_reqs_in_parallel_total    = 38005175
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.8022
partiton_reqs_in_parallel_util = 88682
partiton_reqs_in_parallel_util_total    = 38005175
gpu_sim_cycle_parition_util = 4031
gpu_tot_sim_cycle_parition_util    = 1727517
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     275.8400 GB/Sec
L2_BW_total  =       2.1227 GB/Sec
gpu_total_sim_rate=26878

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703635
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
928, 943, 942, 943, 927, 943, 1176, 943, 958, 958, 928, 958, 1087, 958, 928, 943, 1175, 859, 874, 874, 874, 859, 859, 859, 889, 874, 874, 874, 859, 889, 859, 859, 744, 744, 744, 759, 744, 744, 993, 774, 744, 981, 744, 929, 759, 744, 744, 759, 1087, 719, 719, 704, 734, 719, 719, 704, 704, 704, 734, 719, 719, 704, 704, 704, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1901
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1043
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171503	W0_Idle:77556928	W0_Scoreboard:14249292	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 275007 
averagemflatency = 1059 
max_icnt2mem_latency = 274751 
max_icnt2sh_latency = 3526499 
mrq_lat_table:4962 	269 	279 	1275 	334 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62678 	11188 	39 	0 	899 	131 	2574 	1207 	12 	39 	32 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	43794 	1081 	364 	270 	28429 	102 	31 	0 	0 	899 	131 	2574 	1208 	11 	39 	32 	10 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57638 	10070 	3850 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	501 	70 	1 	3 	7 	5 	19 	16 	10 	14 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    184659    468563    244295    278201    431495    332834    513748    151118    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    181258    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    184709    194167    266664    274128    193006    275627    255225    313083    164840    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    184663    265520    195788    526695    349571    362685    289887    446124    381675    164844    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    194704 
dram[6]:    195495    307636    354062    359713    284712    329934    301590    233602    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    211332    206112    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    192444    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    210163    177615    273559    335491    471074    291452    115643    516484    496384    156416    503333    279837    496868    493711    267311 
dram[10]:    443420    183504    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.583333  3.500000  4.250000  3.727273  2.722222  2.238095  2.727273  3.642857  2.789474  3.388889  4.000000  4.800000  4.666667  4.700000  8.800000 
dram[1]:  2.666667  2.642857  3.083333  3.100000  2.916667  3.700000  2.857143  3.000000  3.923077  2.666667  4.272727  5.000000  7.333333  5.571429  4.416667  5.200000 
dram[2]:  2.086957  3.777778  2.437500  2.933333  3.166667  2.642857  2.533333  2.916667  2.894737  3.294118  3.411765  3.500000  6.666667  5.875000  7.400000  5.375000 
dram[3]:  2.631579  3.000000  3.500000  3.363636  2.647059  3.000000  2.916667  2.647059  3.571429  2.888889  4.600000  4.250000  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.687500  3.000000  3.363636  3.333333  3.333333  3.200000  2.928571  3.285714  3.333333  4.090909  4.153846  4.166667  5.200000  7.000000  5.222222  4.888889 
dram[5]:  3.071429  2.625000  2.444444  4.444445  2.785714  3.444444  3.714286  3.222222  3.615385  3.166667  3.388889  3.769231  6.142857  3.285714  4.083333  4.166667 
dram[6]:  3.142857  3.444444  2.846154  3.222222  3.454545  2.818182  2.900000  2.375000  3.470588  3.000000  4.272727  3.250000  3.928571  4.900000  4.900000  4.090909 
dram[7]:  3.250000  3.636364  3.714286  2.909091  2.500000  3.100000  2.600000  3.416667  4.200000  4.888889  3.687500  3.375000  4.636364  7.800000  4.250000  4.666667 
dram[8]:  3.375000  3.666667  3.000000  3.900000  2.916667  3.500000  2.571429  2.466667  4.181818  3.727273  3.642857  3.666667  4.333333  4.363636  4.333333  5.125000 
dram[9]:  3.625000  3.125000  2.375000  3.083333  2.277778  3.500000  3.090909  3.875000  3.285714  4.000000  3.714286  4.363636  5.222222  4.900000  4.636364  3.846154 
dram[10]:  4.714286  3.230769  2.529412  3.625000  3.153846  3.230769  2.937500  2.409091  2.842105  3.111111  4.600000  4.000000  6.250000  5.000000  3.923077  8.200000 
average row locality = 7596/2150 = 3.533023
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         3         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1089
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15599     16297      1663      3247      1622      3313      1547      4615      6774     17506      9863     13042     21238     21260     15458     16322
dram[1]:      10674     13648      5016      1881      3067      2810      2049      1671      7491     15579     18859     13640     19997     24008     13634     14201
dram[2]:      11995     12268      7146      2156      6665      5858      9057      4396      6310      6775      9980     13995     22094     20490     19288     22088
dram[3]:      13561     10782      2160      1583      5946      2515      2025      1580      7809      9932     12230     11340     22172     23235     23069     14663
dram[4]:       9758     11525      8290      1967      2209      5529      1831      1478      6955      7690     13379     14342     17059     20926     16776     17842
dram[5]:       9716     14070      1713      1449      4078      1976      5151     11748      7424      6135      9981     11635     20573     15050     16164     20613
dram[6]:       9627     13830      8192      9357      7389      9792      7015      9050     10539      6480     12286     13424     18580     19450     16633     18913
dram[7]:      10744     10458      2249      3906     11041      4379      7363      3344      8824      8407     12258     19122     21784     21209     15882     28423
dram[8]:      12707     10532      1590      1653      1791      5236      3340      8402      8872     11212     11380     10492     21145     17337     19892     21213
dram[9]:      11927     13724      1634      1686      2015      1743      2841      1991      8509     15479     13301     12060     17646     16931     17544     20635
dram[10]:      10946      8292      1607     10864      2615      1558      2974      1747      8274      7079     14390     16347     16584     18499     15498     19103
maximum mf latency per bank:
dram[0]:     230680     89771       358     52123       412     84262       502     73682     10608    275007     10680     73384    112927     13337     18334     18365
dram[1]:      18152     89435    128582       364     42733     31869     18179       492     39113    274753    248804     10689     13300     56153     18301     20137
dram[2]:     151750     18175    213550     32738     98251    151684    274831     89547     10607     32067     10648    112938     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804    151783     18339
dram[4]:      18159     25583    240381       371       497    109342      3445       526     10603     10616    151099    151714     13300     13301     18277     18308
dram[5]:      18169    151596      6771       360     78590       441     68354    274808     10607     10623     30159     10678     13300     85125     18268    151589
dram[6]:      18170     18183     89513    213540     89642    151802     73658    274996    274740     10618     10644     73470    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274    274991     73585    219375     32761     10616     10646    137045    248157    274961     13316     20756    257910
dram[8]:      18166     18213       365       366       460     89441     32701    151762     32961     89648     10670     10703    112958     13301    248288     89659
dram[9]:      18177     18204       359       359     14978       418     32618       509     10643    230458    112944     10705     13300     13316    109179    180433
dram[10]:      18175     18207       362    258751     32574       430     75319     24641     33038     10662     85985    274983     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3215221 n_nop=3212320 n_act=206 n_pre=190 n_req=708 n_rd=2396 n_write=109 bw_util=0.001558
n_activity=13615 dram_eff=0.368
bk0: 136a 3214468i bk1: 112a 3214591i bk2: 116a 3214718i bk3: 116a 3214758i bk4: 132a 3214661i bk5: 144a 3214322i bk6: 156a 3214178i bk7: 108a 3214448i bk8: 172a 3214479i bk9: 172a 3214206i bk10: 200a 3214260i bk11: 188a 3214279i bk12: 168a 3214603i bk13: 156a 3214550i bk14: 168a 3214593i bk15: 152a 3214617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00280945
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3215221 n_nop=3212447 n_act=186 n_pre=170 n_req=675 n_rd=2324 n_write=94 bw_util=0.001504
n_activity=12976 dram_eff=0.3727
bk0: 136a 3214525i bk1: 124a 3214507i bk2: 116a 3214657i bk3: 112a 3214713i bk4: 116a 3214641i bk5: 132a 3214612i bk6: 124a 3214408i bk7: 128a 3214385i bk8: 168a 3214488i bk9: 180a 3214270i bk10: 176a 3214555i bk11: 172a 3214449i bk12: 152a 3214740i bk13: 148a 3214639i bk14: 172a 3214547i bk15: 168a 3214465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00258956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3215221 n_nop=3212298 n_act=210 n_pre=194 n_req=698 n_rd=2428 n_write=91 bw_util=0.001567
n_activity=14050 dram_eff=0.3586
bk0: 156a 3214269i bk1: 124a 3214636i bk2: 132a 3214518i bk3: 144a 3214497i bk4: 124a 3214624i bk5: 128a 3214503i bk6: 128a 3214426i bk7: 124a 3214434i bk8: 188a 3214316i bk9: 192a 3214184i bk10: 200a 3214310i bk11: 176a 3214326i bk12: 148a 3214771i bk13: 164a 3214532i bk14: 140a 3214844i bk15: 160a 3214599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00250745
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3215221 n_nop=3212303 n_act=204 n_pre=188 n_req=714 n_rd=2416 n_write=110 bw_util=0.001571
n_activity=13877 dram_eff=0.3641
bk0: 152a 3214328i bk1: 128a 3214490i bk2: 128a 3214714i bk3: 120a 3214644i bk4: 148a 3214491i bk5: 132a 3214488i bk6: 128a 3214560i bk7: 140a 3214269i bk8: 172a 3214491i bk9: 176a 3214203i bk10: 164a 3214615i bk11: 180a 3214415i bk12: 164a 3214620i bk13: 160a 3214532i bk14: 148a 3214735i bk15: 176a 3214418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00242814
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3215221 n_nop=3212447 n_act=181 n_pre=165 n_req=682 n_rd=2328 n_write=100 bw_util=0.00151
n_activity=12760 dram_eff=0.3806
bk0: 128a 3214479i bk1: 136a 3214501i bk2: 132a 3214689i bk3: 104a 3214743i bk4: 104a 3214778i bk5: 120a 3214671i bk6: 132a 3214416i bk7: 140a 3214285i bk8: 168a 3214410i bk9: 164a 3214396i bk10: 184a 3214419i bk11: 180a 3214342i bk12: 172a 3214578i bk13: 148a 3214610i bk14: 160a 3214625i bk15: 156a 3214525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00259889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3215221 n_nop=3212268 n_act=210 n_pre=194 n_req=719 n_rd=2440 n_write=109 bw_util=0.001586
n_activity=14348 dram_eff=0.3553
bk0: 140a 3214512i bk1: 136a 3214406i bk2: 140a 3214452i bk3: 128a 3214657i bk4: 124a 3214565i bk5: 104a 3214650i bk6: 96a 3214661i bk7: 108a 3214544i bk8: 164a 3214574i bk9: 188a 3214236i bk10: 212a 3214300i bk11: 180a 3214348i bk12: 156a 3214732i bk13: 216a 3214061i bk14: 172a 3214546i bk15: 176a 3214425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00276435
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3215221 n_nop=3212359 n_act=200 n_pre=184 n_req=687 n_rd=2388 n_write=90 bw_util=0.001541
n_activity=13693 dram_eff=0.3619
bk0: 144a 3214487i bk1: 112a 3214660i bk2: 128a 3214618i bk3: 108a 3214722i bk4: 128a 3214632i bk5: 112a 3214616i bk6: 112a 3214619i bk7: 128a 3214348i bk8: 192a 3214353i bk9: 180a 3214211i bk10: 172a 3214555i bk11: 188a 3214225i bk12: 188a 3214449i bk13: 164a 3214466i bk14: 168a 3214605i bk15: 164a 3214391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00251491
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3215221 n_nop=3212451 n_act=184 n_pre=168 n_req=675 n_rd=2324 n_write=94 bw_util=0.001504
n_activity=12808 dram_eff=0.3776
bk0: 136a 3214583i bk1: 136a 3214550i bk2: 92a 3214882i bk3: 104a 3214662i bk4: 144a 3214441i bk5: 108a 3214621i bk6: 132a 3214345i bk7: 136a 3214456i bk8: 148a 3214640i bk9: 148a 3214502i bk10: 204a 3214346i bk11: 192a 3214195i bk12: 172a 3214562i bk13: 144a 3214652i bk14: 172a 3214536i bk15: 156a 3214554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00245364
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3215221 n_nop=3212486 n_act=183 n_pre=167 n_req=660 n_rd=2300 n_write=85 bw_util=0.001484
n_activity=12507 dram_eff=0.3814
bk0: 100a 3214765i bk1: 124a 3214649i bk2: 128a 3214636i bk3: 140a 3214644i bk4: 116a 3214648i bk5: 96a 3214686i bk6: 124a 3214402i bk7: 124a 3214330i bk8: 164a 3214573i bk9: 152a 3214473i bk10: 188a 3214461i bk11: 188a 3214265i bk12: 172a 3214552i bk13: 164a 3214460i bk14: 172a 3214535i bk15: 148a 3214580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00245209
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3215221 n_nop=3212517 n_act=183 n_pre=167 n_req=653 n_rd=2268 n_write=86 bw_util=0.001464
n_activity=12590 dram_eff=0.3739
bk0: 104a 3214749i bk1: 96a 3214734i bk2: 132a 3214582i bk3: 128a 3214629i bk4: 136a 3214477i bk5: 120a 3214622i bk6: 112a 3214526i bk7: 108a 3214509i bk8: 164a 3214490i bk9: 148a 3214520i bk10: 184a 3214484i bk11: 176a 3214398i bk12: 160a 3214671i bk13: 164a 3214498i bk14: 168a 3214588i bk15: 168a 3214442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0021675
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3215221 n_nop=3212292 n_act=204 n_pre=188 n_req=725 n_rd=2416 n_write=121 bw_util=0.001578
n_activity=13878 dram_eff=0.3656
bk0: 116a 3214762i bk1: 132a 3214496i bk2: 148a 3214521i bk3: 104a 3214774i bk4: 128a 3214624i bk5: 132a 3214457i bk6: 140a 3214270i bk7: 160a 3214036i bk8: 188a 3214330i bk9: 192a 3214175i bk10: 164a 3214593i bk11: 176a 3214285i bk12: 164a 3214647i bk13: 156a 3214520i bk14: 172a 3214515i bk15: 144a 3214633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00239641

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12283
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1707
	minimum = 6
	maximum = 319
Network latency average = 9.93159
	minimum = 6
	maximum = 238
Slowest packet = 137262
Flit latency average = 9.82067
	minimum = 6
	maximum = 238
Slowest flit = 206267
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0582184
	minimum = 0.044665 (at node 8)
	maximum = 0.172457 (at node 44)
Accepted packet rate average = 0.0582184
	minimum = 0.044665 (at node 8)
	maximum = 0.172457 (at node 44)
Injected flit rate average = 0.0873275
	minimum = 0.0575682 (at node 8)
	maximum = 0.218486 (at node 44)
Accepted flit rate average= 0.0873275
	minimum = 0.0724566 (at node 47)
	maximum = 0.298883 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9266 (8 samples)
	minimum = 6 (8 samples)
	maximum = 90.875 (8 samples)
Network latency average = 9.57066 (8 samples)
	minimum = 6 (8 samples)
	maximum = 68.5 (8 samples)
Flit latency average = 9.34721 (8 samples)
	minimum = 6 (8 samples)
	maximum = 67.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0248159 (8 samples)
	minimum = 0.0203247 (8 samples)
	maximum = 0.045217 (8 samples)
Accepted packet rate average = 0.0248159 (8 samples)
	minimum = 0.0203247 (8 samples)
	maximum = 0.045217 (8 samples)
Injected flit rate average = 0.0372761 (8 samples)
	minimum = 0.0220101 (8 samples)
	maximum = 0.0719019 (8 samples)
Accepted flit rate average = 0.0372761 (8 samples)
	minimum = 0.0288479 (8 samples)
	maximum = 0.0722024 (8 samples)
Injected packet size average = 1.50211 (8 samples)
Accepted packet size average = 1.50211 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 23 sec (1403 sec)
gpgpu_simulation_rate = 26878 (inst/sec)
gpgpu_simulation_rate = 2513 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 735536
gpu_sim_insn = 5111858
gpu_ipc =       6.9498
gpu_tot_sim_cycle = 4489258
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       9.5388
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14466
partiton_reqs_in_parallel = 16181792
partiton_reqs_in_parallel_total    = 38093857
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.0901
partiton_reqs_in_parallel_util = 16181792
partiton_reqs_in_parallel_util_total    = 38093857
gpu_sim_cycle_parition_util = 735536
gpu_tot_sim_cycle_parition_util    = 1731548
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       6.2999 GB/Sec
L2_BW_total  =       2.6997 GB/Sec
gpu_total_sim_rate=21188

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868548
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1043, 1058, 1057, 1058, 1042, 1058, 1291, 1371, 1244, 1073, 1043, 1270, 1202, 1073, 1188, 1058, 1290, 974, 1108, 1160, 989, 974, 1289, 1342, 1004, 989, 989, 1171, 1197, 1004, 1093, 974, 1056, 859, 859, 874, 1357, 859, 1108, 889, 859, 1096, 978, 1044, 1018, 859, 859, 874, 1428, 1008, 811, 796, 826, 811, 811, 796, 915, 796, 971, 1033, 1008, 796, 796, 796, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2692
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1043
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196740	W0_Idle:87421385	W0_Scoreboard:45092121	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 275007 
averagemflatency = 1304 
max_icnt2mem_latency = 274751 
max_icnt2sh_latency = 4488990 
mrq_lat_table:11808 	297 	317 	3910 	537 	408 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106788 	15317 	39 	0 	899 	145 	2598 	1283 	90 	171 	357 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	85934 	1172 	364 	270 	34437 	102 	31 	0 	0 	899 	145 	2599 	1283 	92 	168 	357 	10 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	94933 	10339 	3850 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	5387 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1013 	74 	2 	11 	14 	12 	32 	23 	18 	17 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    184659    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    181258    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    184709    194167    266664    274128    193006    275627    255225    313083    164840    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    184663    265520    195788    526695    349571    362685    289887    446124    381675    164844    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    225510 
dram[6]:    195495    307636    354062    359713    284712    329934    301590    233602    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    211332    206112    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    192444    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    210163    177615    273559    335491    471074    291452    162152    516484    496384    162972    503333    279837    496868    493711    267311 
dram[10]:    443420    183504    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.148936  2.289474  2.200000  2.562500  2.538461  2.061224  2.127660  2.358974  2.304348  2.211539  2.583333  2.622222  2.750000  2.789474  2.705882  3.161290 
dram[1]:  2.170732  2.142857  2.256410  2.416667  2.093023  2.388889  2.152174  2.285714  2.477273  2.355556  2.456522  2.875000  3.161290  2.909091  3.000000  3.200000 
dram[2]:  1.888889  2.645161  2.000000  2.113636  1.978261  2.250000  2.100000  2.093023  2.476191  2.312500  2.456522  2.390244  2.800000  2.764706  2.857143  2.794118 
dram[3]:  2.060000  2.162162  2.222222  2.270270  1.980392  2.260870  2.268293  2.175000  2.769231  2.320755  2.500000  2.500000  2.564103  2.731707  2.571429  2.939394 
dram[4]:  2.181818  2.470588  2.085106  2.125000  2.194444  2.238095  2.292683  2.311111  2.309524  2.204545  2.428571  2.642857  3.666667  3.129032  2.710526  2.555556 
dram[5]:  2.243902  2.081633  2.085106  2.542857  2.125000  2.666667  2.311111  2.128205  2.274510  2.214286  2.767442  2.589744  2.794118  2.488372  2.659091  3.117647 
dram[6]:  2.486486  2.250000  2.348837  2.264706  2.384615  2.078431  2.243902  2.150943  2.254902  2.520833  2.500000  2.244898  2.897436  3.032258  2.744186  2.800000 
dram[7]:  2.200000  2.621622  2.285714  2.275000  1.951613  2.305556  2.324324  2.227273  2.472222  2.560976  2.674419  2.265306  2.810811  3.703704  2.547619  2.473684 
dram[8]:  2.042553  2.410256  2.069767  2.645161  1.933333  2.173913  1.961538  2.159091  2.500000  2.148148  2.634146  2.842105  2.909091  2.631579  2.833333  3.218750 
dram[9]:  2.256410  2.159091  2.043478  2.042553  2.060000  2.232558  2.297297  2.606061  2.187500  2.380952  2.463415  2.916667  2.787879  3.121212  2.789474  3.000000 
dram[10]:  2.750000  2.190476  2.025641  2.200000  2.152174  2.476191  2.265306  2.266667  2.120000  2.428571  2.452381  2.434783  3.310345  2.685714  3.103448  3.129032 
average row locality = 17373/7193 = 2.415265
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        25        28        20        28        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        35        29        19        28        20        29        22        25        28        33        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4462
bank skew: 35/16 = 2.19
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:      11384      6193      4086      3545      9171      6766      4885      4515      6789      9880     10032      8005     16690     16531      9998     17024
dram[1]:       8241     12968      4763      2950      9695      7208      6787      4712      6990      9913      8591     11700     16728     10651      7333     10814
dram[2]:       8924      5575      9735      6988      5031     10050      9652      4548      7126      7344      9697      9539     12837     18075     19723     21026
dram[3]:      13354      9623      8734     10884      6958      1462      6705      5142      5196     10092      8752     10349     17050     12775     12804     17873
dram[4]:      12187      8118     10152      4940      2778     10945      5907      1058      7887      5863     14533     15591     13575     10284     17004     11631
dram[5]:       9455      8502      5668      5715     12913       918      4209      4555      6873      6318      8026     10692     16013     13863     15330     11566
dram[6]:       9242      6658      5037     11060      3462      8761      6048      6857      8363      6012     11878     12511     12773     15816     15115     12896
dram[7]:      11926      5842      3655      7935     11705      8126      8802      2951      5656      8832     12871     16954     16390     13984     14129     16735
dram[8]:       9490     15768     10918      2545      8143     12055      6031      7497      5442      8160     10295      7289     13674     16964     16497     14223
dram[9]:      11047      9455      7570      6281      2766      1035      1524      5026      6139      9768      9896      8467     13569     10229     14399     12439
dram[10]:       4548     12965      7505     10815      6643      8034      6008      2519      5619     13773      9786     10496     12919     13087     20172     13614
maximum mf latency per bank:
dram[0]:     259468     89771    166282    141653    259533    165854    166335    136384    166254    275007    259214    166158    259112    259088    136212    259385
dram[1]:     136382    166432    165808    117124    166189    136380    259420    166354    259202    274753    248804    259210    259448     56153     18301    166368
dram[2]:     151750     18175    213550    165909    166283    259482    274831     92855    166217    175827    166218    136344    136231    259414    259389    259415
dram[3]:     257915    136368    166199    166244    193082     32575    169266    175952     81875    171042    166287    136339    259536    208804    259319    259069
dram[4]:     259459    100924    240381    165855     93031    259351    259428       526    166174     81882    259164    259433    259082     74087    259481    136325
dram[5]:     166252    151596    165888    259437    259473       441    166275    274808    166267    166283    136385    259238    152290    259420    259362    152214
dram[6]:     166241    101033    166204    213540     89642    259357    166031    274996    274740    166158    166317    259111    166157    259113    259063    165904
dram[7]:     258749    101107    165782    166165    274991    166297    259418     48076     93006    259185    259142    259537    274961    259407    259065    257910
dram[8]:     166500    259567    166137    100901    166290    259534    175946    166296     92983    166198    259211    166246    166222    259525    259344    166391
dram[9]:     166457    259454    166253    165774    166045       418     32618    166219    136353    230458    127275    136428    136385     71049    259061    180433
dram[10]:      18175    258788    166319    258751    259462    259490    166177     92848     47890    259431    166187    274983    166289    166259    258756    166418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581002 n_nop=4574513 n_act=667 n_pre=651 n_req=1619 n_rd=4736 n_write=435 bw_util=0.002258
n_activity=36350 dram_eff=0.2845
bk0: 296a 4579011i bk1: 252a 4579221i bk2: 288a 4579122i bk3: 244a 4579581i bk4: 280a 4579201i bk5: 288a 4578916i bk6: 288a 4578865i bk7: 268a 4579042i bk8: 320a 4579018i bk9: 332a 4578621i bk10: 360a 4578708i bk11: 352a 4578692i bk12: 292a 4579305i bk13: 312a 4579062i bk14: 276a 4579393i bk15: 288a 4579267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00313992
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581002 n_nop=4574825 n_act=621 n_pre=605 n_req=1540 n_rd=4548 n_write=403 bw_util=0.002162
n_activity=34901 dram_eff=0.2837
bk0: 256a 4579302i bk1: 272a 4579112i bk2: 256a 4579384i bk3: 256a 4579429i bk4: 272a 4579183i bk5: 260a 4579330i bk6: 288a 4578901i bk7: 280a 4578964i bk8: 324a 4579045i bk9: 324a 4578862i bk10: 340a 4578951i bk11: 288a 4579195i bk12: 280a 4579429i bk13: 288a 4579320i bk14: 292a 4579380i bk15: 272a 4579417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00293364
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581002 n_nop=4574631 n_act=664 n_pre=648 n_req=1543 n_rd=4688 n_write=371 bw_util=0.002209
n_activity=35646 dram_eff=0.2838
bk0: 304a 4578853i bk1: 248a 4579459i bk2: 268a 4579157i bk3: 292a 4579162i bk4: 268a 4579187i bk5: 300a 4579043i bk6: 300a 4578766i bk7: 272a 4579028i bk8: 324a 4579116i bk9: 336a 4578731i bk10: 344a 4578867i bk11: 308a 4579054i bk12: 292a 4579368i bk13: 284a 4579285i bk14: 256a 4579636i bk15: 292a 4579232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00286575
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581002 n_nop=4574520 n_act=669 n_pre=653 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002253
n_activity=36617 dram_eff=0.2818
bk0: 304a 4578885i bk1: 244a 4579305i bk2: 256a 4579467i bk3: 264a 4579366i bk4: 300a 4578949i bk5: 308a 4579020i bk6: 276a 4579173i bk7: 252a 4579164i bk8: 316a 4579205i bk9: 372a 4578566i bk10: 328a 4579068i bk11: 316a 4579082i bk12: 300a 4579266i bk13: 320a 4578989i bk14: 308a 4579096i bk15: 296a 4579251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00280048
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581002 n_nop=4574745 n_act=635 n_pre=619 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002184
n_activity=35098 dram_eff=0.2851
bk0: 288a 4579089i bk1: 256a 4579418i bk2: 300a 4579062i bk3: 272a 4579293i bk4: 236a 4579532i bk5: 292a 4579092i bk6: 272a 4579044i bk7: 288a 4578811i bk8: 292a 4579155i bk9: 300a 4578947i bk10: 368a 4578781i bk11: 340a 4578783i bk12: 260a 4579690i bk13: 280a 4579349i bk14: 304a 4579217i bk15: 272a 4579189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00290351
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581002 n_nop=4574432 n_act=673 n_pre=657 n_req=1628 n_rd=4816 n_write=424 bw_util=0.002288
n_activity=37082 dram_eff=0.2826
bk0: 268a 4579187i bk1: 296a 4578889i bk2: 292a 4579032i bk3: 264a 4579384i bk4: 304a 4579002i bk5: 276a 4579136i bk6: 300a 4578827i bk7: 256a 4579135i bk8: 352a 4578787i bk9: 292a 4579085i bk10: 360a 4579019i bk11: 316a 4579023i bk12: 280a 4579388i bk13: 316a 4578961i bk14: 336a 4578947i bk15: 308a 4579198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00316219
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581002 n_nop=4574373 n_act=676 n_pre=660 n_req=1639 n_rd=4872 n_write=421 bw_util=0.002311
n_activity=37064 dram_eff=0.2856
bk0: 276a 4579304i bk1: 272a 4579264i bk2: 288a 4579114i bk3: 244a 4579405i bk4: 276a 4579346i bk5: 304a 4578780i bk6: 276a 4579077i bk7: 332a 4578535i bk8: 340a 4578757i bk9: 356a 4578562i bk10: 332a 4579024i bk11: 344a 4578728i bk12: 328a 4579141i bk13: 276a 4579319i bk14: 340a 4578959i bk15: 288a 4579143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00296573
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581002 n_nop=4574684 n_act=639 n_pre=623 n_req=1558 n_rd=4664 n_write=392 bw_util=0.002207
n_activity=35721 dram_eff=0.2831
bk0: 232a 4579485i bk1: 284a 4579259i bk2: 244a 4579562i bk3: 268a 4579297i bk4: 352a 4578561i bk5: 252a 4579315i bk6: 264a 4579141i bk7: 284a 4579022i bk8: 276a 4579364i bk9: 316a 4578970i bk10: 356a 4578939i bk11: 340a 4578693i bk12: 300a 4579241i bk13: 288a 4579359i bk14: 312a 4579124i bk15: 296a 4579182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00283868
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581002 n_nop=4574612 n_act=659 n_pre=643 n_req=1578 n_rd=4680 n_write=408 bw_util=0.002221
n_activity=35779 dram_eff=0.2844
bk0: 292a 4579003i bk1: 284a 4579165i bk2: 268a 4579221i bk3: 248a 4579563i bk4: 268a 4579192i bk5: 284a 4578876i bk6: 296a 4578721i bk7: 288a 4578891i bk8: 304a 4579184i bk9: 348a 4578521i bk10: 324a 4579006i bk11: 316a 4578994i bk12: 284a 4579479i bk13: 292a 4579142i bk14: 292a 4579307i bk15: 292a 4579249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00296878
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581002 n_nop=4574718 n_act=645 n_pre=629 n_req=1560 n_rd=4600 n_write=410 bw_util=0.002187
n_activity=35647 dram_eff=0.2811
bk0: 264a 4579328i bk1: 284a 4579019i bk2: 280a 4579173i bk3: 288a 4579048i bk4: 292a 4578966i bk5: 276a 4579078i bk6: 244a 4579299i bk7: 252a 4579239i bk8: 328a 4578973i bk9: 304a 4578968i bk10: 312a 4579156i bk11: 312a 4579035i bk12: 272a 4579399i bk13: 296a 4579247i bk14: 300a 4579284i bk15: 296a 4579207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00277232
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4581002 n_nop=4574651 n_act=646 n_pre=630 n_req=1580 n_rd=4660 n_write=415 bw_util=0.002216
n_activity=36063 dram_eff=0.2815
bk0: 248a 4579539i bk1: 276a 4579116i bk2: 252a 4579412i bk3: 268a 4579232i bk4: 280a 4579107i bk5: 288a 4578990i bk6: 328a 4578714i bk7: 288a 4578875i bk8: 328a 4578903i bk9: 356a 4578681i bk10: 312a 4579100i bk11: 336a 4578810i bk12: 280a 4579468i bk13: 272a 4579196i bk14: 268a 4579421i bk15: 280a 4579284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00285789

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12303
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88860
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.90289
	minimum = 6
	maximum = 29
Network latency average = 6.90015
	minimum = 6
	maximum = 28
Slowest packet = 158029
Flit latency average = 6.39189
	minimum = 6
	maximum = 27
Slowest flit = 342286
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00132932
	minimum = 0.000902744 (at node 19)
	maximum = 0.00161651 (at node 40)
Accepted packet rate average = 0.00132932
	minimum = 0.000902744 (at node 19)
	maximum = 0.00161651 (at node 40)
Injected flit rate average = 0.00200309
	minimum = 0.00110056 (at node 19)
	maximum = 0.00291692 (at node 35)
Accepted flit rate average= 0.00200309
	minimum = 0.00160767 (at node 19)
	maximum = 0.00276126 (at node 6)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4795 (9 samples)
	minimum = 6 (9 samples)
	maximum = 84 (9 samples)
Network latency average = 9.27394 (9 samples)
	minimum = 6 (9 samples)
	maximum = 64 (9 samples)
Flit latency average = 9.01884 (9 samples)
	minimum = 6 (9 samples)
	maximum = 63.2222 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0222063 (9 samples)
	minimum = 0.0181667 (9 samples)
	maximum = 0.0403725 (9 samples)
Accepted packet rate average = 0.0222063 (9 samples)
	minimum = 0.0181667 (9 samples)
	maximum = 0.0403725 (9 samples)
Injected flit rate average = 0.0333569 (9 samples)
	minimum = 0.0196868 (9 samples)
	maximum = 0.0642369 (9 samples)
Accepted flit rate average = 0.0333569 (9 samples)
	minimum = 0.0258212 (9 samples)
	maximum = 0.0644867 (9 samples)
Injected packet size average = 1.50214 (9 samples)
Accepted packet size average = 1.50214 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 41 sec (2021 sec)
gpgpu_simulation_rate = 21188 (inst/sec)
gpgpu_simulation_rate = 2221 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7823
gpu_sim_insn = 4498644
gpu_ipc =     575.0536
gpu_tot_sim_cycle = 4719231
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =      10.0272
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14470
partiton_reqs_in_parallel = 172106
partiton_reqs_in_parallel_total    = 54275649
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.5374
partiton_reqs_in_parallel_util = 172106
partiton_reqs_in_parallel_util_total    = 54275649
gpu_sim_cycle_parition_util = 7823
gpu_tot_sim_cycle_parition_util    = 2467084
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     287.1872 GB/Sec
L2_BW_total  =       3.0442 GB/Sec
gpu_total_sim_rate=23094

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969708
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1157, 1172, 1156, 1157, 1171, 1187, 1390, 1485, 1343, 1172, 1142, 1354, 1331, 1202, 1317, 1157, 1425, 1109, 1273, 1310, 1124, 1124, 1439, 1477, 1154, 1124, 1124, 1306, 1362, 1154, 1258, 1124, 1185, 958, 943, 973, 1471, 973, 1207, 1033, 973, 1225, 1077, 1173, 1147, 1003, 943, 988, 1512, 1107, 940, 895, 925, 910, 955, 925, 1029, 910, 1100, 1147, 1122, 910, 940, 925, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 126701
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119643
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2172
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:384394	W0_Idle:87458441	W0_Scoreboard:45137719	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 275007 
averagemflatency = 1131 
max_icnt2mem_latency = 274751 
max_icnt2sh_latency = 4719230 
mrq_lat_table:11808 	297 	317 	3910 	537 	408 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128683 	16989 	134 	41 	899 	145 	2598 	1283 	90 	171 	357 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	90275 	2093 	1835 	5455 	44290 	1817 	154 	69 	25 	899 	145 	2599 	1283 	92 	168 	357 	10 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102306 	11135 	3852 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	20919 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1028 	74 	2 	11 	14 	12 	32 	23 	18 	17 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    184659    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    181258    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    184709    194167    266664    274128    193006    275627    255225    313083    164840    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    184663    265520    195788    526695    349571    362685    289887    446124    381675    164844    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    225510 
dram[6]:    195495    307636    354062    359713    284712    329934    301590    233602    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    211332    206112    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    192444    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    210163    177615    273559    335491    471074    291452    162152    516484    496384    162972    503333    279837    496868    493711    267311 
dram[10]:    443420    183504    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.148936  2.289474  2.200000  2.562500  2.538461  2.061224  2.127660  2.358974  2.304348  2.211539  2.583333  2.622222  2.750000  2.789474  2.705882  3.161290 
dram[1]:  2.170732  2.142857  2.256410  2.416667  2.093023  2.388889  2.152174  2.285714  2.477273  2.355556  2.456522  2.875000  3.161290  2.909091  3.000000  3.200000 
dram[2]:  1.888889  2.645161  2.000000  2.113636  1.978261  2.250000  2.100000  2.093023  2.476191  2.312500  2.456522  2.390244  2.800000  2.764706  2.857143  2.794118 
dram[3]:  2.060000  2.162162  2.222222  2.270270  1.980392  2.260870  2.268293  2.175000  2.769231  2.320755  2.500000  2.500000  2.564103  2.731707  2.571429  2.939394 
dram[4]:  2.181818  2.470588  2.085106  2.125000  2.194444  2.238095  2.292683  2.311111  2.309524  2.204545  2.428571  2.642857  3.666667  3.129032  2.710526  2.555556 
dram[5]:  2.243902  2.081633  2.085106  2.542857  2.125000  2.666667  2.311111  2.128205  2.274510  2.214286  2.767442  2.589744  2.794118  2.488372  2.659091  3.117647 
dram[6]:  2.486486  2.250000  2.348837  2.264706  2.384615  2.078431  2.243902  2.150943  2.254902  2.520833  2.500000  2.244898  2.897436  3.032258  2.744186  2.800000 
dram[7]:  2.200000  2.621622  2.285714  2.275000  1.951613  2.305556  2.324324  2.227273  2.472222  2.560976  2.674419  2.265306  2.810811  3.703704  2.547619  2.473684 
dram[8]:  2.042553  2.410256  2.069767  2.645161  1.933333  2.173913  1.961538  2.159091  2.500000  2.148148  2.634146  2.842105  2.909091  2.631579  2.833333  3.218750 
dram[9]:  2.256410  2.159091  2.043478  2.042553  2.060000  2.232558  2.297297  2.606061  2.187500  2.380952  2.463415  2.916667  2.787879  3.121212  2.789474  3.000000 
dram[10]:  2.750000  2.190476  2.025641  2.200000  2.152174  2.476191  2.265306  2.266667  2.120000  2.428571  2.452381  2.434783  3.310345  2.685714  3.103448  3.129032 
average row locality = 17373/7193 = 2.415265
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        25        28        20        28        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        16        18        26        27        24        24        29        30        28        21        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        35        29        19        28        20        29        22        25        28        33        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        19        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        23        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4462
bank skew: 35/16 = 2.19
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:      11496      6333      4197      3698      9362      6967      5105      4741      7014     10096     10280      8253     16929     16744     10241     17263
dram[1]:       8371     13121      4905      3085      9889      7401      7016      4932      7235     10186      8830     12026     16977     10900      7550     11039
dram[2]:       9038      5696      9848      7102      5230     10256      9859      4803      7385      7575      9942      9799     13069     18321     19993     21261
dram[3]:      13466      9770      8874     11042      7130      1633      6951      5380      5445     10331      8978     10643     17278     12976     13002     18113
dram[4]:      12322      8238     10272      5081      3017     11153      6112      1273      8184      6187     14796     15864     13836     10515     17211     11865
dram[5]:       9575      8624      5798      5872     13109      1096      4419      4815      7121      6603      8266     10991     16282     14070     15495     11773
dram[6]:       9374      6805      5148     11201      3661      8937      6288      7067      8599      6214     12130     12766     12972     16051     15294     13128
dram[7]:      12095      5999      3818      8058     11868      8352      9061      3176      5968      9075     13126     17220     16644     14225     14363     16987
dram[8]:       9650     15922     11079      2704      8363     12247      6276      7754      5798      8451     10608      7578     22604     17261     16764     14445
dram[9]:      11178      9602      7719      6406      2954      1239      1820      5306      6449     10059     10182      8724     13871     10477     14627     12668
dram[10]:       4698     13114      7683     10998      6844      8235      6199      2739      5875     14023     10081     10766     13139     13336     20433     13839
maximum mf latency per bank:
dram[0]:     259468     89771    166282    141653    259533    165854    166335    136384    166254    275007    259214    166158    259112    259088    136212    259385
dram[1]:     136382    166432    165808    117124    166189    136380    259420    166354    259202    274753    248804    259210    259448     56153     18301    166368
dram[2]:     151750     18175    213550    165909    166283    259482    274831     92855    166217    175827    166218    136344    136231    259414    259389    259415
dram[3]:     257915    136368    166199    166244    193082     32575    169266    175952     81875    171042    166287    136339    259536    208804    259319    259069
dram[4]:     259459    100924    240381    165855     93031    259351    259428       526    166174     81882    259164    259433    259082     74087    259481    136325
dram[5]:     166252    151596    165888    259437    259473       441    166275    274808    166267    166283    136385    259238    152290    259420    259362    152214
dram[6]:     166241    101033    166204    213540     89642    259357    166031    274996    274740    166158    166317    259111    166157    259113    259063    165904
dram[7]:     258749    101107    165782    166165    274991    166297    259418     48076     93006    259185    259142    259537    274961    259407    259065    257910
dram[8]:     166500    259567    166137    100901    166290    259534    175946    166296     92983    166198    259211    166246    166222    259525    259344    166391
dram[9]:     166457    259454    166253    165774    166045       418     32618    166219    136353    230458    127275    136428    136385     71049    259061    180433
dram[10]:      18175    258788    166319    258751    259462    259490    166177     92848     47890    259431    166187    274983    166289    166259    258756    166418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4595527 n_nop=4589038 n_act=667 n_pre=651 n_req=1619 n_rd=4736 n_write=435 bw_util=0.00225
n_activity=36350 dram_eff=0.2845
bk0: 296a 4593536i bk1: 252a 4593746i bk2: 288a 4593647i bk3: 244a 4594106i bk4: 280a 4593726i bk5: 288a 4593441i bk6: 288a 4593390i bk7: 268a 4593567i bk8: 320a 4593543i bk9: 332a 4593146i bk10: 360a 4593233i bk11: 352a 4593217i bk12: 292a 4593830i bk13: 312a 4593587i bk14: 276a 4593918i bk15: 288a 4593792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00313
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4595527 n_nop=4589350 n_act=621 n_pre=605 n_req=1540 n_rd=4548 n_write=403 bw_util=0.002155
n_activity=34901 dram_eff=0.2837
bk0: 256a 4593827i bk1: 272a 4593637i bk2: 256a 4593909i bk3: 256a 4593954i bk4: 272a 4593708i bk5: 260a 4593855i bk6: 288a 4593426i bk7: 280a 4593489i bk8: 324a 4593570i bk9: 324a 4593387i bk10: 340a 4593476i bk11: 288a 4593720i bk12: 280a 4593954i bk13: 288a 4593845i bk14: 292a 4593905i bk15: 272a 4593942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00292437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4595527 n_nop=4589156 n_act=664 n_pre=648 n_req=1543 n_rd=4688 n_write=371 bw_util=0.002202
n_activity=35646 dram_eff=0.2838
bk0: 304a 4593378i bk1: 248a 4593984i bk2: 268a 4593682i bk3: 292a 4593687i bk4: 268a 4593712i bk5: 300a 4593568i bk6: 300a 4593291i bk7: 272a 4593553i bk8: 324a 4593641i bk9: 336a 4593256i bk10: 344a 4593392i bk11: 308a 4593579i bk12: 292a 4593893i bk13: 284a 4593810i bk14: 256a 4594161i bk15: 292a 4593757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00285669
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4595527 n_nop=4589045 n_act=669 n_pre=653 n_req=1590 n_rd=4760 n_write=400 bw_util=0.002246
n_activity=36617 dram_eff=0.2818
bk0: 304a 4593410i bk1: 244a 4593830i bk2: 256a 4593992i bk3: 264a 4593891i bk4: 300a 4593474i bk5: 308a 4593545i bk6: 276a 4593698i bk7: 252a 4593689i bk8: 316a 4593730i bk9: 372a 4593091i bk10: 328a 4593593i bk11: 316a 4593607i bk12: 300a 4593791i bk13: 320a 4593514i bk14: 308a 4593621i bk15: 296a 4593776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00279163
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4595527 n_nop=4589270 n_act=635 n_pre=619 n_req=1538 n_rd=4620 n_write=383 bw_util=0.002177
n_activity=35098 dram_eff=0.2851
bk0: 288a 4593614i bk1: 256a 4593943i bk2: 300a 4593587i bk3: 272a 4593818i bk4: 236a 4594057i bk5: 292a 4593617i bk6: 272a 4593569i bk7: 288a 4593336i bk8: 292a 4593680i bk9: 300a 4593472i bk10: 368a 4593306i bk11: 340a 4593308i bk12: 260a 4594215i bk13: 280a 4593874i bk14: 304a 4593742i bk15: 272a 4593714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00289434
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4595527 n_nop=4588957 n_act=673 n_pre=657 n_req=1628 n_rd=4816 n_write=424 bw_util=0.00228
n_activity=37082 dram_eff=0.2826
bk0: 268a 4593712i bk1: 296a 4593414i bk2: 292a 4593557i bk3: 264a 4593909i bk4: 304a 4593527i bk5: 276a 4593661i bk6: 300a 4593352i bk7: 256a 4593660i bk8: 352a 4593312i bk9: 292a 4593610i bk10: 360a 4593544i bk11: 316a 4593548i bk12: 280a 4593913i bk13: 316a 4593486i bk14: 336a 4593472i bk15: 308a 4593723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0031522
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4595527 n_nop=4588898 n_act=676 n_pre=660 n_req=1639 n_rd=4872 n_write=421 bw_util=0.002304
n_activity=37064 dram_eff=0.2856
bk0: 276a 4593829i bk1: 272a 4593789i bk2: 288a 4593639i bk3: 244a 4593930i bk4: 276a 4593871i bk5: 304a 4593305i bk6: 276a 4593602i bk7: 332a 4593060i bk8: 340a 4593282i bk9: 356a 4593087i bk10: 332a 4593549i bk11: 344a 4593253i bk12: 328a 4593666i bk13: 276a 4593844i bk14: 340a 4593484i bk15: 288a 4593668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00295635
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4595527 n_nop=4589209 n_act=639 n_pre=623 n_req=1558 n_rd=4664 n_write=392 bw_util=0.0022
n_activity=35721 dram_eff=0.2831
bk0: 232a 4594010i bk1: 284a 4593784i bk2: 244a 4594087i bk3: 268a 4593822i bk4: 352a 4593086i bk5: 252a 4593840i bk6: 264a 4593666i bk7: 284a 4593547i bk8: 276a 4593889i bk9: 316a 4593495i bk10: 356a 4593464i bk11: 340a 4593218i bk12: 300a 4593766i bk13: 288a 4593884i bk14: 312a 4593649i bk15: 296a 4593707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00282971
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4595527 n_nop=4589137 n_act=659 n_pre=643 n_req=1578 n_rd=4680 n_write=408 bw_util=0.002214
n_activity=35779 dram_eff=0.2844
bk0: 292a 4593528i bk1: 284a 4593690i bk2: 268a 4593746i bk3: 248a 4594088i bk4: 268a 4593717i bk5: 284a 4593401i bk6: 296a 4593246i bk7: 288a 4593416i bk8: 304a 4593709i bk9: 348a 4593046i bk10: 324a 4593531i bk11: 316a 4593519i bk12: 284a 4594004i bk13: 292a 4593667i bk14: 292a 4593832i bk15: 292a 4593774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0029594
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4595527 n_nop=4589243 n_act=645 n_pre=629 n_req=1560 n_rd=4600 n_write=410 bw_util=0.00218
n_activity=35647 dram_eff=0.2811
bk0: 264a 4593853i bk1: 284a 4593544i bk2: 280a 4593698i bk3: 288a 4593573i bk4: 292a 4593491i bk5: 276a 4593603i bk6: 244a 4593824i bk7: 252a 4593764i bk8: 328a 4593498i bk9: 304a 4593493i bk10: 312a 4593681i bk11: 312a 4593560i bk12: 272a 4593924i bk13: 296a 4593772i bk14: 300a 4593809i bk15: 296a 4593732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00276356
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4595527 n_nop=4589176 n_act=646 n_pre=630 n_req=1580 n_rd=4660 n_write=415 bw_util=0.002209
n_activity=36063 dram_eff=0.2815
bk0: 248a 4594064i bk1: 276a 4593641i bk2: 252a 4593937i bk3: 268a 4593757i bk4: 280a 4593632i bk5: 288a 4593515i bk6: 328a 4593239i bk7: 288a 4593400i bk8: 328a 4593428i bk9: 356a 4593206i bk10: 312a 4593625i bk11: 336a 4593335i bk12: 280a 4593993i bk13: 272a 4593721i bk14: 268a 4593946i bk15: 280a 4593809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00284886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 558, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 556, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12303
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9534
	minimum = 6
	maximum = 574
Network latency average = 35.7603
	minimum = 6
	maximum = 375
Slowest packet = 258521
Flit latency average = 40.6519
	minimum = 6
	maximum = 374
Slowest flit = 435922
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0606021
	minimum = 0.0460211 (at node 17)
	maximum = 0.306104 (at node 44)
Accepted packet rate average = 0.0606021
	minimum = 0.0460211 (at node 17)
	maximum = 0.306104 (at node 44)
Injected flit rate average = 0.0909032
	minimum = 0.0756791 (at node 17)
	maximum = 0.329818 (at node 44)
Accepted flit rate average= 0.0909032
	minimum = 0.0623841 (at node 17)
	maximum = 0.588495 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8269 (10 samples)
	minimum = 6 (10 samples)
	maximum = 133 (10 samples)
Network latency average = 11.9226 (10 samples)
	minimum = 6 (10 samples)
	maximum = 95.1 (10 samples)
Flit latency average = 12.1821 (10 samples)
	minimum = 6 (10 samples)
	maximum = 94.3 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0260459 (10 samples)
	minimum = 0.0209522 (10 samples)
	maximum = 0.0669456 (10 samples)
Accepted packet rate average = 0.0260459 (10 samples)
	minimum = 0.0209522 (10 samples)
	maximum = 0.0669456 (10 samples)
Injected flit rate average = 0.0391115 (10 samples)
	minimum = 0.0252861 (10 samples)
	maximum = 0.090795 (10 samples)
Accepted flit rate average = 0.0391115 (10 samples)
	minimum = 0.0294775 (10 samples)
	maximum = 0.116888 (10 samples)
Injected packet size average = 1.50164 (10 samples)
Accepted packet size average = 1.50164 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 9 sec (2049 sec)
gpgpu_simulation_rate = 23094 (inst/sec)
gpgpu_simulation_rate = 2303 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 1152051
gpu_sim_insn = 5750033
gpu_ipc =       4.9911
gpu_tot_sim_cycle = 6098504
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       8.7022
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 996
gpu_stall_icnt2sh    = 27418
partiton_reqs_in_parallel = 25344325
partiton_reqs_in_parallel_total    = 54447755
partiton_level_parallism =      21.9993
partiton_level_parallism_total  =      13.0839
partiton_reqs_in_parallel_util = 25344325
partiton_reqs_in_parallel_util_total    = 54447755
gpu_sim_cycle_parition_util = 1152051
gpu_tot_sim_cycle_parition_util    = 2474907
partiton_level_parallism_util =      21.9993
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      17.9937 GB/Sec
L2_BW_total  =       5.7548 GB/Sec
gpu_total_sim_rate=16746

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1610, 1993, 1661, 1632, 1941, 1496, 2327, 2351, 1994, 2078, 1923, 2094, 2479, 1941, 2646, 1518, 2122, 1542, 1954, 2003, 1216, 1673, 1806, 2080, 1536, 1713, 1636, 1633, 1454, 1660, 1850, 1868, 2178, 1466, 1518, 1731, 2195, 1495, 1786, 1441, 1065, 1592, 1901, 1512, 1789, 1436, 1440, 1525, 1970, 1344, 1281, 1644, 1500, 1198, 1047, 1188, 1370, 1317, 1452, 1357, 1477, 1265, 1229, 1213, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 157817
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 150649
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2282
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:417264	W0_Idle:99762459	W0_Scoreboard:96553841	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 358 
maxdqlatency = 0 
maxmflatency = 275007 
averagemflatency = 1663 
max_icnt2mem_latency = 274751 
max_icnt2sh_latency = 6098466 
mrq_lat_table:23701 	543 	671 	7295 	1891 	1265 	959 	436 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336475 	24943 	179 	41 	914 	190 	2656 	1395 	244 	1087 	1970 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	281995 	15261 	4685 	5609 	52117 	1886 	155 	69 	25 	914 	190 	2657 	1421 	220 	1084 	1970 	10 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	237081 	29911 	8408 	449 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	81430 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1256 	77 	4 	11 	14 	13 	36 	24 	20 	23 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    231709    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    235616    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    236925    235127    266664    274128    233880    275627    255225    313083    237673    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    236961    265520    238576    526695    349571    362685    289887    446124    381675    233921    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    231872 
dram[6]:    235526    307636    354062    359713    284712    329934    301590    235059    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    234493    235552    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    236678    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    235937    234588    273559    335491    471074    291452    236602    516484    496384    236118    503333    279837    496868    493711    267311 
dram[10]:    443420    235421    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.137931  2.337349  2.130435  2.432099  2.364706  2.049020  2.072165  2.340909  2.274725  2.028302  2.224490  2.267327  2.397727  2.551724  2.241379  2.614458 
dram[1]:  2.219780  2.160000  2.296296  2.337349  2.275862  2.431818  2.064516  2.409091  2.198020  2.169811  2.214286  2.564706  2.441558  2.420455  2.566265  2.395349 
dram[2]:  2.108911  2.470588  2.000000  2.103093  2.092783  2.268041  2.216495  2.288889  2.171717  2.211009  2.090909  2.354167  2.305882  2.482759  2.763158  2.451220 
dram[3]:  2.165138  2.214286  2.411111  1.979592  2.137255  2.258824  2.382022  2.119565  2.290000  2.284210  2.230769  2.340425  2.512500  2.487180  2.480520  2.637500 
dram[4]:  2.211111  2.375000  2.155555  2.141304  2.294118  2.180851  2.322222  2.269663  2.179775  2.241758  2.112245  2.307692  2.853333  2.423529  2.426966  2.302083 
dram[5]:  2.317647  2.279070  2.142857  2.475610  2.297872  2.383721  2.157303  2.157895  2.235294  2.315789  2.395604  2.114286  2.552941  2.483146  2.421687  2.800000 
dram[6]:  2.291667  2.252525  2.304348  2.296703  2.131868  2.054348  2.393617  2.247423  2.189189  2.346939  2.323232  2.235294  2.512195  2.646342  2.379310  2.406593 
dram[7]:  2.133333  2.264368  2.170455  2.300000  2.067308  2.290323  2.303371  2.375000  2.229167  2.245098  2.388889  2.160377  2.263736  2.753086  2.529412  2.519480 
dram[8]:  2.107527  2.362637  2.180000  2.448718  2.191919  2.019418  2.221053  2.206186  2.309278  2.213592  2.333333  2.452381  2.315789  2.247423  2.529412  2.602740 
dram[9]:  2.313253  2.275862  2.111111  2.078652  2.067308  2.099010  2.541177  2.268817  2.102041  2.135922  2.257732  2.333333  2.436170  2.482759  2.534884  2.700000 
dram[10]:  2.533333  2.108696  2.261905  2.126316  2.208791  2.320988  2.265957  2.322581  2.152381  2.287234  2.379310  2.293478  2.684932  2.559524  2.535714  2.582278 
average row locality = 36792/16007 = 2.298494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       140       147       144       148       150       154       148       153       153       154       158       166       156       160       145       159 
dram[1]:       152       164       141       147       149       162       139       156       159       165       158       159       137       154       158       148 
dram[2]:       162       158       139       155       152       166       159       157       153       173       155       167       144       160       157       152 
dram[3]:       176       139       165       147       167       142       160       141       165       163       171       160       149       144       140       157 
dram[4]:       150       129       147       152       143       158       156       148       141       149       151       154       159       150       160       166 
dram[5]:       150       151       147       156       162       151       142       154       168       160       160       156       157       166       152       168 
dram[6]:       169       168       159       158       141       138       170       164       170       167       170       165       152       160       150       161 
dram[7]:       143       148       141       156       162       158       153       157       160       169       160       167       152       166       159       146 
dram[8]:       149       161       166       145       166       156       157       159       168       165       162       149       160       157       157       141 
dram[9]:       148       149       145       135       162       161       160       154       147       158       161       154       165       161       163       158 
dram[10]:       145       145       142       152       148       139       160       162       164       159       152       156       146       156       157       149 
total reads: 27281
bank skew: 176/129 = 1.36
chip skew: 2562/2413 = 1.06
number of total write accesses:
dram[0]:        46        47        52        49        51        55        53        53        54        61        60        63        55        62        50        58 
dram[1]:        50        52        45        47        49        52        53        56        63        65        59        59        51        59        55        58 
dram[2]:        51        52        43        49        51        54        56        49        62        68        52        59        52        56        53        49 
dram[3]:        60        47        52        47        51        50        52        54        64        54        61        60        52        50        51        54 
dram[4]:        49        42        47        45        52        47        53        54        53        55        56        56        55        56        56        55 
dram[5]:        47        45        48        47        54        54        50        51        60        60        58        66        60        55        49        56 
dram[6]:        51        55        53        51        53        51        55        54        73        63        60        63        54        57        57        58 
dram[7]:        49        49        50        51        53        55        52        52        54        60        55        62        54        57        56        48 
dram[8]:        47        54        52        46        51        52        54        55        56        63        62        57        60        61        58        49 
dram[9]:        44        49        45        50        53        51        56        57        59        62        58        56        64        55        55        58 
dram[10]:        45        49        48        50        53        49        53        54        62        56        55        55        50        59        56        55 
total reads: 9511
bank skew: 73/42 = 1.74
chip skew: 908/831 = 1.09
average mf latency per bank:
dram[0]:      17470     16049     10694     15040     17720     14320     19630     18255     20560     16147     18096     16293     21244     17280     17764     20901
dram[1]:      17999     16582     18175     11885     15191     16758      9336     16557     16308     17474     17709     12747     16721     15527     15895     14587
dram[2]:      18361     14332     14661     13983     16591     20679     21164     14274     13722     15583     16326     16148     14485     19838     21155     26455
dram[3]:      22265     13119     21763     15293     14826     14858     14903     10396     17185     16659     11538     14733     14537     18291     17997     18618
dram[4]:      19875     18861     15628     18643     17224     17523     15383     14058     20677     12229     15332     15763     21822     15412     23909     18270
dram[5]:      21285     19106     17028      9586     16687     11185     11351     12191     17307     16233     14340     12234     18700     17576     17645     18584
dram[6]:      15779     16376     14083     16773      7639     12893     14907     16047     17501     18716     17866     15935     18110     19665     20940     17580
dram[7]:      17563     12477     13569     11138     12776     15967     13626     19280     13417     18137     15072     18091     20806     20183     16590     16262
dram[8]:      14416     21900     17579     15180     17443     19092     13860     21949     15271     12332     11771     13619     20878     23210     22691     17803
dram[9]:      24803     13259     14001     10917     15193     15365     14374     16472     15662     21073     16277     11212     18330     21018     19447     20849
dram[10]:      19419     20329     14180     17384     15769     19012     19996     16893     14151     21429     15087     12926     19627     16447     21170     19768
maximum mf latency per bank:
dram[0]:     259468    212072    238361    238336    259533    238320    238239    238204    238133    275007    259214    238320    259112    259088    212093    259385
dram[1]:     238342    238347    238317    238340    238519    238361    259420    238229    259202    274753    248804    259210    259448    212129    238332    238325
dram[2]:     238358    238337    238482    238417    238393    259482    274831    238228    238432    238280    238443    238244    238301    259414    259389    259415
dram[3]:     257915    238274    238306    238424    212187    238383    238295    238299    238282    238231    238239    238294    259536    238276    259319    259069
dram[4]:     259459    238262    240381    238346    238403    259351    259428    238265    238328    238349    259164    259433    259082    212128    259481    238350
dram[5]:     238249    238299    238376    259437    259473    212262    238346    274808    238342    238346    238272    259238    212241    259420    259362    238316
dram[6]:     238312    212191    238234    238302    212171    259357    212181    274996    274740    238337    238387    259111    238348    259113    259063    238300
dram[7]:     258749    212149    238306    238386    274991    238296    259418    238306    238391    259185    259142    259537    274961    259407    259065    257910
dram[8]:     211986    259567    238331    238356    238236    259534    238259    212362    238268    212220    259211    238182    238309    259525    259344    238354
dram[9]:     238357    259454    238280    238287    212256    238342    238217    238324    238404    238273    238277    238207    238284    238296    259061    212275
dram[10]:     238298    258788    238340    258751    259462    259490    238283    238318    238422    259431    212187    274983    238205    212165    258756    212366
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6734716 n_nop=6720921 n_act=1457 n_pre=1441 n_req=3304 n_rd=9740 n_write=1157 bw_util=0.003236
n_activity=64328 dram_eff=0.3388
bk0: 560a 6730158i bk1: 588a 6729521i bk2: 576a 6729132i bk3: 592a 6729141i bk4: 600a 6729432i bk5: 616a 6729034i bk6: 592a 6729153i bk7: 612a 6729273i bk8: 612a 6729123i bk9: 616a 6728399i bk10: 632a 6728986i bk11: 664a 6728457i bk12: 624a 6729075i bk13: 640a 6728585i bk14: 580a 6729782i bk15: 636a 6729099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.00852835
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6734716 n_nop=6720876 n_act=1435 n_pre=1419 n_req=3321 n_rd=9792 n_write=1194 bw_util=0.003262
n_activity=63683 dram_eff=0.345
bk0: 608a 6729526i bk1: 656a 6728263i bk2: 564a 6729461i bk3: 588a 6729267i bk4: 596a 6729532i bk5: 648a 6728526i bk6: 556a 6729452i bk7: 624a 6728870i bk8: 636a 6728503i bk9: 660a 6727661i bk10: 632a 6728199i bk11: 636a 6728921i bk12: 548a 6730091i bk13: 616a 6728364i bk14: 632a 6729144i bk15: 592a 6729130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00863273
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6734716 n_nop=6720594 n_act=1488 n_pre=1472 n_req=3365 n_rd=10036 n_write=1126 bw_util=0.003315
n_activity=65345 dram_eff=0.3416
bk0: 648a 6728685i bk1: 632a 6729341i bk2: 556a 6729711i bk3: 620a 6728835i bk4: 608a 6729278i bk5: 664a 6728960i bk6: 636a 6729457i bk7: 628a 6729593i bk8: 612a 6728587i bk9: 692a 6727535i bk10: 620a 6729176i bk11: 668a 6728256i bk12: 576a 6729594i bk13: 640a 6729168i bk14: 628a 6729630i bk15: 608a 6729392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00819738
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6734716 n_nop=6720748 n_act=1457 n_pre=1441 n_req=3345 n_rd=9944 n_write=1126 bw_util=0.003287
n_activity=65330 dram_eff=0.3389
bk0: 704a 6727810i bk1: 556a 6729650i bk2: 660a 6729172i bk3: 588a 6728687i bk4: 668a 6729283i bk5: 568a 6729993i bk6: 640a 6729464i bk7: 564a 6729039i bk8: 660a 6728435i bk9: 652a 6728387i bk10: 684a 6728745i bk11: 640a 6728603i bk12: 596a 6729896i bk13: 576a 6729723i bk14: 560a 6730041i bk15: 628a 6729434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00790056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6734716 n_nop=6721186 n_act=1416 n_pre=1400 n_req=3244 n_rd=9652 n_write=1062 bw_util=0.003182
n_activity=63280 dram_eff=0.3386
bk0: 600a 6729182i bk1: 516a 6730202i bk2: 588a 6729555i bk3: 608a 6729222i bk4: 572a 6729692i bk5: 632a 6729014i bk6: 624a 6729217i bk7: 592a 6729430i bk8: 564a 6729395i bk9: 596a 6728845i bk10: 604a 6729665i bk11: 616a 6729292i bk12: 636a 6729684i bk13: 600a 6729212i bk14: 640a 6728942i bk15: 664a 6728183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00794896
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6734716 n_nop=6720729 n_act=1438 n_pre=1422 n_req=3360 n_rd=10000 n_write=1127 bw_util=0.003304
n_activity=65234 dram_eff=0.3411
bk0: 600a 6729302i bk1: 604a 6729664i bk2: 588a 6728822i bk3: 624a 6729005i bk4: 648a 6728440i bk5: 604a 6729001i bk6: 568a 6729184i bk7: 616a 6729095i bk8: 672a 6727930i bk9: 640a 6727958i bk10: 640a 6728538i bk11: 624a 6727832i bk12: 628a 6728392i bk13: 664a 6729083i bk14: 608a 6729594i bk15: 672a 6728776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.010352
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6734716 n_nop=6720223 n_act=1504 n_pre=1488 n_req=3470 n_rd=10248 n_write=1253 bw_util=0.003415
n_activity=67908 dram_eff=0.3387
bk0: 676a 6728539i bk1: 672a 6728076i bk2: 636a 6728228i bk3: 632a 6728257i bk4: 564a 6729548i bk5: 552a 6729654i bk6: 680a 6728527i bk7: 656a 6728649i bk8: 680a 6727397i bk9: 668a 6727515i bk10: 680a 6728037i bk11: 660a 6727984i bk12: 608a 6729193i bk13: 640a 6729143i bk14: 600a 6729378i bk15: 644a 6728439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0100908
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6734716 n_nop=6720697 n_act=1457 n_pre=1441 n_req=3354 n_rd=9988 n_write=1133 bw_util=0.003303
n_activity=65174 dram_eff=0.3413
bk0: 572a 6728954i bk1: 592a 6728785i bk2: 564a 6729206i bk3: 624a 6729246i bk4: 648a 6728848i bk5: 632a 6728662i bk6: 612a 6728985i bk7: 628a 6729042i bk8: 640a 6728648i bk9: 676a 6728290i bk10: 640a 6729464i bk11: 668a 6728027i bk12: 608a 6729268i bk13: 664a 6728598i bk14: 636a 6729002i bk15: 584a 6729358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00854305
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6734716 n_nop=6720505 n_act=1486 n_pre=1470 n_req=3395 n_rd=10072 n_write=1183 bw_util=0.003342
n_activity=65537 dram_eff=0.3435
bk0: 596a 6729218i bk1: 644a 6728761i bk2: 664a 6728700i bk3: 580a 6729550i bk4: 664a 6728796i bk5: 624a 6728593i bk6: 628a 6728991i bk7: 636a 6728768i bk8: 672a 6728661i bk9: 660a 6728236i bk10: 648a 6728442i bk11: 596a 6728969i bk12: 640a 6729117i bk13: 628a 6728513i bk14: 628a 6729596i bk15: 564a 6729805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.00888916
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6734716 n_nop=6720717 n_act=1467 n_pre=1451 n_req=3353 n_rd=9924 n_write=1157 bw_util=0.003291
n_activity=64893 dram_eff=0.3415
bk0: 592a 6729743i bk1: 596a 6729220i bk2: 580a 6729452i bk3: 540a 6729472i bk4: 648a 6728886i bk5: 644a 6728551i bk6: 640a 6729279i bk7: 616a 6728409i bk8: 588a 6728847i bk9: 632a 6728297i bk10: 644a 6728830i bk11: 616a 6728845i bk12: 660a 6728742i bk13: 644a 6729060i bk14: 652a 6729037i bk15: 632a 6729378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00796307
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6734716 n_nop=6721097 n_act=1403 n_pre=1387 n_req=3281 n_rd=9728 n_write=1101 bw_util=0.003216
n_activity=64659 dram_eff=0.335
bk0: 580a 6729751i bk1: 580a 6729319i bk2: 568a 6729927i bk3: 608a 6729063i bk4: 592a 6729509i bk5: 556a 6729306i bk6: 640a 6729176i bk7: 648a 6729006i bk8: 656a 6728309i bk9: 636a 6729136i bk10: 608a 6729849i bk11: 624a 6729480i bk12: 584a 6729738i bk13: 624a 6729188i bk14: 628a 6729303i bk15: 596a 6729530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00811393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1194, Miss_rate = 0.073, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1241, Miss_rate = 0.075, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1193, Miss_rate = 0.073, Pending_hits = 570, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1255, Miss_rate = 0.076, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1221, Miss_rate = 0.074, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1288, Miss_rate = 0.076, Pending_hits = 577, Reservation_fails = 1
L2_cache_bank[6]: Access = 17014, Miss = 1293, Miss_rate = 0.076, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1193, Miss_rate = 0.073, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1207, Miss_rate = 0.074, Pending_hits = 603, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1206, Miss_rate = 0.073, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1238, Miss_rate = 0.074, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1262, Miss_rate = 0.074, Pending_hits = 609, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1281, Miss_rate = 0.076, Pending_hits = 602, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1281, Miss_rate = 0.076, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1230, Miss_rate = 0.074, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1267, Miss_rate = 0.076, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1285, Miss_rate = 0.058, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1233, Miss_rate = 0.075, Pending_hits = 568, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1251, Miss_rate = 0.075, Pending_hits = 580, Reservation_fails = 0
L2_cache_bank[19]: Access = 16195, Miss = 1230, Miss_rate = 0.076, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1214, Miss_rate = 0.074, Pending_hits = 574, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1218, Miss_rate = 0.073, Pending_hits = 578, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27281
L2_total_cache_miss_rate = 0.0737
L2_total_cache_pending_hits = 12860
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.31267
	minimum = 6
	maximum = 126
Network latency average = 8.86467
	minimum = 6
	maximum = 126
Slowest packet = 475695
Flit latency average = 8.34468
	minimum = 6
	maximum = 126
Slowest flit = 723560
Fragmentation average = 7.0872e-05
	minimum = 0
	maximum = 27
Injected packet rate average = 0.00379678
	minimum = 0.00298338 (at node 1)
	maximum = 0.00452932 (at node 34)
Accepted packet rate average = 0.00379678
	minimum = 0.00298338 (at node 1)
	maximum = 0.00452932 (at node 34)
Injected flit rate average = 0.0058969
	minimum = 0.00379671 (at node 1)
	maximum = 0.00842932 (at node 34)
Accepted flit rate average= 0.0058969
	minimum = 0.00534525 (at node 28)
	maximum = 0.0072562 (at node 21)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2347 (11 samples)
	minimum = 6 (11 samples)
	maximum = 132.364 (11 samples)
Network latency average = 11.6446 (11 samples)
	minimum = 6 (11 samples)
	maximum = 97.9091 (11 samples)
Flit latency average = 11.8333 (11 samples)
	minimum = 6 (11 samples)
	maximum = 97.1818 (11 samples)
Fragmentation average = 6.44291e-06 (11 samples)
	minimum = 0 (11 samples)
	maximum = 2.45455 (11 samples)
Injected packet rate average = 0.0240232 (11 samples)
	minimum = 0.0193186 (11 samples)
	maximum = 0.0612714 (11 samples)
Accepted packet rate average = 0.0240232 (11 samples)
	minimum = 0.0193186 (11 samples)
	maximum = 0.0612714 (11 samples)
Injected flit rate average = 0.036092 (11 samples)
	minimum = 0.0233325 (11 samples)
	maximum = 0.0833072 (11 samples)
Accepted flit rate average = 0.036092 (11 samples)
	minimum = 0.0272836 (11 samples)
	maximum = 0.106921 (11 samples)
Injected packet size average = 1.50238 (11 samples)
Accepted packet size average = 1.50238 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 49 sec (3169 sec)
gpgpu_simulation_rate = 16746 (inst/sec)
gpgpu_simulation_rate = 1924 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14734
gpu_sim_insn = 4715414
gpu_ipc =     320.0363
gpu_tot_sim_cycle = 6335388
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       9.1212
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 1143
gpu_stall_icnt2sh    = 27623
partiton_reqs_in_parallel = 324001
partiton_reqs_in_parallel_total    = 79792080
partiton_level_parallism =      21.9900
partiton_level_parallism_total  =      12.6458
partiton_reqs_in_parallel_util = 324001
partiton_reqs_in_parallel_util_total    = 79792080
gpu_sim_cycle_parition_util = 14734
gpu_tot_sim_cycle_parition_util    = 3626958
partiton_level_parallism_util =      21.9900
partiton_level_parallism_util_total  =      21.9997
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     255.6415 GB/Sec
L2_BW_total  =       6.1342 GB/Sec
gpu_total_sim_rate=17923

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517578
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1790, 2173, 1841, 1812, 2121, 1676, 2507, 2531, 2174, 2258, 2103, 2274, 2659, 2106, 2826, 1698, 2287, 1707, 2134, 2183, 1396, 1853, 1986, 2245, 1716, 1893, 1816, 1813, 1634, 1840, 2030, 2033, 2358, 1646, 1698, 1911, 2375, 1675, 1951, 1621, 1245, 1772, 2081, 1692, 1969, 1616, 1620, 1705, 2114, 1458, 1425, 1788, 1644, 1342, 1191, 1332, 1514, 1461, 1596, 1501, 1621, 1409, 1373, 1342, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 453647
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 446069
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2692
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:913426	W0_Idle:99836333	W0_Scoreboard:96612718	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 358 
maxdqlatency = 0 
maxmflatency = 275007 
averagemflatency = 1522 
max_icnt2mem_latency = 274751 
max_icnt2sh_latency = 6335387 
mrq_lat_table:24398 	551 	726 	7530 	2053 	1425 	1087 	460 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371500 	29557 	259 	61 	914 	190 	2656 	1395 	244 	1087 	1970 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	285750 	16649 	5981 	13280 	73497 	5819 	406 	121 	38 	914 	190 	2657 	1421 	220 	1084 	1970 	10 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	244488 	30661 	8422 	449 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	112998 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1285 	78 	4 	11 	14 	13 	36 	24 	20 	23 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        28        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        21        20        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        19        16       101        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    231709    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    235616    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    236925    235127    266664    274128    233880    275627    255225    313083    237673    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    236961    265520    238576    526695    349571    362685    289887    446124    381675    233921    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    231872 
dram[6]:    235526    307636    354062    359713    284712    329934    301590    235059    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    234493    235552    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    236678    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    235937    234588    273559    335491    471074    291452    236602    516484    496384    236118    503333    279837    496868    493711    267311 
dram[10]:    443420    235421    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.137931  2.345238  2.141304  2.432099  2.364706  2.038835  2.072165  2.340909  2.406593  2.138889  2.366337  2.529412  2.460674  2.704545  2.250000  2.619048 
dram[1]:  2.217391  2.160000  2.308642  2.337349  2.275862  2.431818  2.064516  2.409091  2.375000  2.396226  2.383838  2.767442  2.487180  2.555556  2.571429  2.471264 
dram[2]:  2.108911  2.465116  2.000000  2.091837  2.092783  2.255102  2.204082  2.288889  2.350000  2.427273  2.215686  2.597938  2.372093  2.643678  2.766234  2.451220 
dram[3]:  2.165138  2.214286  2.411111  1.979592  2.137255  2.258824  2.382022  2.107527  2.574257  2.385417  2.444444  2.578947  2.592592  2.582278  2.487180  2.670732 
dram[4]:  2.197802  2.375000  2.155555  2.141304  2.294118  2.180851  2.322222  2.255556  2.329670  2.380435  2.174757  2.549451  3.066667  2.523256  2.455555  2.363636 
dram[5]:  2.317647  2.275862  2.142857  2.440476  2.297872  2.367816  2.157303  2.157895  2.436893  2.412371  2.604396  2.386792  2.709302  2.577778  2.421687  2.839506 
dram[6]:  2.340206  2.272727  2.304348  2.296703  2.131868  2.054348  2.393617  2.247423  2.336283  2.520000  2.514563  2.457143  2.585366  2.785714  2.436782  2.494505 
dram[7]:  2.166667  2.250000  2.170455  2.300000  2.067308  2.290323  2.303371  2.375000  2.350515  2.388350  2.516484  2.376147  2.369565  2.926829  2.523256  2.512820 
dram[8]:  2.107527  2.354839  2.168317  2.448718  2.168317  2.019418  2.208333  2.206186  2.448980  2.355769  2.504951  2.714286  3.494845  2.412371  2.569767  2.602740 
dram[9]:  2.313253  2.239130  2.098901  2.078652  2.067308  2.099010  2.541177  2.255319  2.292929  2.288461  2.410000  2.483516  2.525253  2.532609  2.540230  2.703704 
dram[10]:  2.560000  2.108696  2.261905  2.126316  2.182796  2.320988  2.265957  2.322581  2.320755  2.442105  2.489130  2.473118  2.756757  2.670588  2.541177  2.625000 
average row locality = 38261/16161 = 2.367490
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       140       148       144       148       150       154       148       153       157       159       166       176       159       166       146       160 
dram[1]:       153       164       141       147       149       162       139       156       168       173       166       167       139       160       159       151 
dram[2]:       162       158       139       155       152       166       159       157       160       182       162       176       147       165       158       152 
dram[3]:       176       139       165       147       167       142       160       141       175       167       182       169       152       148       141       160 
dram[4]:       150       129       147       152       143       158       156       148       147       154       156       162       165       154       162       170 
dram[5]:       150       152       147       156       162       151       142       154       176       165       167       167       163       170       152       170 
dram[6]:       172       169       159       158       141       138       170       164       177       174       180       175       155       166       152       164 
dram[7]:       144       148       141       156       162       158       153       157       165       175       166       178       157       172       160       147 
dram[8]:       149       162       166       145       166       156       157       159       174       171       173       157       167       163       159       141 
dram[9]:       148       151       145       135       162       161       160       154       154       164       168       160       172       166       164       159 
dram[10]:       145       145       142       152       148       139       160       162       171       165       159       163       149       160       158       151 
total reads: 27756
bank skew: 182/129 = 1.41
chip skew: 2614/2453 = 1.07
number of total write accesses:
dram[0]:        46        49        53        49        51        56        53        53        62        72        73        82        60        72        52        60 
dram[1]:        51        52        46        47        49        52        53        56        79        81        70        71        55        70        57        64 
dram[2]:        51        54        43        50        51        55        57        49        75        85        64        76        57        65        55        49 
dram[3]:        60        47        52        47        51        50        52        55        85        62        82        76        58        56        53        59 
dram[4]:        50        42        47        45        52        47        53        55        65        65        68        70        65        63        59        64 
dram[5]:        47        46        48        49        54        55        50        51        75        69        70        86        70        62        49        60 
dram[6]:        55        56        53        51        53        51        55        54        87        78        79        83        57        68        60        63 
dram[7]:        51        50        50        51        53        55        52        52        63        71        63        81        61        68        57        49 
dram[8]:        47        57        53        46        53        52        55        55        66        74        80        71       172        71        62        49 
dram[9]:        44        55        46        50        53        51        56        58        73        74        73        66        78        67        57        60 
dram[10]:        47        49        48        50        55        49        53        54        75        67        70        67        55        67        58        59 
total reads: 10505
bank skew: 172/42 = 4.10
chip skew: 1063/910 = 1.17
average mf latency per bank:
dram[0]:      17603     15929     10773     15165     17876     14403     19806     18433     19640     15222     16705     14651     20634     16271     17687     20794
dram[1]:      17944     16698     18201     12006     15358     16908      9517     16728     14840     16003     16482     11878     16390     14545     15857     14163
dram[2]:      18474     14317     14786     14031     16755     20744     21234     14454     12745     14237     15157     14674     14100     18795     21035     26637
dram[3]:      22370     13256     21873     15418     14979     15024     15072     10531     15321     15986     10321     13421     14097     17580     17907     18108
dram[4]:      19906     19003     15747     18767     17385     17677     15559     14165     19129     11594     14373     14468     20472     14810     23536     17415
dram[5]:      21415     19043     17152      9606     16836     11285     11534     12367     15908     15457     13384     10926     17578     16912     17821     18258
dram[6]:      15410     16351     14194     16901      7805     13061     15061     16207     16279     17269     16057     14282     17779     18405     20619     17132
dram[7]:      17429     12549     13693     11255     12930     16119     13815     19459     12799     17075     14377     16194     19856     18922     16625     16301
dram[8]:      14584     21634     17642     15327     17460     19264     14003     22158     14488     11688     10659     12552     19081     21818     22278     18025
dram[9]:      24950     12874     14065     11064     15349     15523     14554     16582     14427     19687     14996     10631     16954     19650     19361     20738
dram[10]:      19358     20467     14320     17514     15784     19194     20179     17059     13201     20064     13848     12069     19051     15742     21039     19365
maximum mf latency per bank:
dram[0]:     259468    212072    238361    238336    259533    238320    238239    238204    238133    275007    259214    238320    259112    259088    212093    259385
dram[1]:     238342    238347    238317    238340    238519    238361    259420    238229    259202    274753    248804    259210    259448    212129    238332    238325
dram[2]:     238358    238337    238482    238417    238393    259482    274831    238228    238432    238280    238443    238244    238301    259414    259389    259415
dram[3]:     257915    238274    238306    238424    212187    238383    238295    238299    238282    238231    238239    238294    259536    238276    259319    259069
dram[4]:     259459    238262    240381    238346    238403    259351    259428    238265    238328    238349    259164    259433    259082    212128    259481    238350
dram[5]:     238249    238299    238376    259437    259473    212262    238346    274808    238342    238346    238272    259238    212241    259420    259362    238316
dram[6]:     238312    212191    238234    238302    212171    259357    212181    274996    274740    238337    238387    259111    238348    259113    259063    238300
dram[7]:     258749    212149    238306    238386    274991    238296    259418    238306    238391    259185    259142    259537    274961    259407    259065    257910
dram[8]:     211986    259567    238331    238356    238236    259534    238259    212362    238268    212220    259211    238182    238309    259525    259344    238354
dram[9]:     238357    259454    238280    238287    212256    238342    238217    238324    238404    238273    238277    238207    238284    238296    259061    212275
dram[10]:     238298    258788    238340    258751    259462    259490    238283    238318    238422    259431    212187    274983    238205    212165    258756    212366
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6762074 n_nop=6748013 n_act=1469 n_pre=1453 n_req=3417 n_rd=9896 n_write=1243 bw_util=0.003295
n_activity=65939 dram_eff=0.3379
bk0: 560a 6757512i bk1: 592a 6756839i bk2: 576a 6756480i bk3: 592a 6756497i bk4: 600a 6756790i bk5: 616a 6756360i bk6: 592a 6756514i bk7: 612a 6756635i bk8: 628a 6756331i bk9: 636a 6755503i bk10: 664a 6756077i bk11: 704a 6755511i bk12: 636a 6756310i bk13: 664a 6755788i bk14: 584a 6757098i bk15: 640a 6756414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.00878562
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6762074 n_nop=6747936 n_act=1446 n_pre=1430 n_req=3447 n_rd=9976 n_write=1286 bw_util=0.003331
n_activity=65366 dram_eff=0.3446
bk0: 612a 6756844i bk1: 656a 6755618i bk2: 564a 6756797i bk3: 588a 6756624i bk4: 596a 6756889i bk5: 648a 6755885i bk6: 556a 6756812i bk7: 624a 6756230i bk8: 672a 6755404i bk9: 692a 6754711i bk10: 664a 6755312i bk11: 668a 6756045i bk12: 556a 6757352i bk13: 640a 6755502i bk14: 636a 6756449i bk15: 604a 6756387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00930247
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6762074 n_nop=6747666 n_act=1500 n_pre=1484 n_req=3486 n_rd=10200 n_write=1224 bw_util=0.003379
n_activity=66800 dram_eff=0.342
bk0: 648a 6756042i bk1: 632a 6756662i bk2: 556a 6757069i bk3: 620a 6756161i bk4: 608a 6756636i bk5: 664a 6756285i bk6: 636a 6756786i bk7: 628a 6756952i bk8: 640a 6755615i bk9: 728a 6754508i bk10: 648a 6756284i bk11: 704a 6755318i bk12: 588a 6756861i bk13: 660a 6756400i bk14: 632a 6756926i bk15: 608a 6756748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00903214
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6762074 n_nop=6747799 n_act=1470 n_pre=1454 n_req=3476 n_rd=10124 n_write=1227 bw_util=0.003357
n_activity=67106 dram_eff=0.3383
bk0: 704a 6755163i bk1: 556a 6757004i bk2: 660a 6756528i bk3: 588a 6756045i bk4: 668a 6756644i bk5: 568a 6757354i bk6: 640a 6756825i bk7: 564a 6756365i bk8: 700a 6755397i bk9: 668a 6755545i bk10: 728a 6755714i bk11: 676a 6755715i bk12: 608a 6757166i bk13: 592a 6756964i bk14: 564a 6757347i bk15: 640a 6756676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00881934
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6762074 n_nop=6748257 n_act=1431 n_pre=1415 n_req=3363 n_rd=9812 n_write=1159 bw_util=0.003245
n_activity=64984 dram_eff=0.3377
bk0: 600a 6756486i bk1: 516a 6757555i bk2: 588a 6756910i bk3: 608a 6756578i bk4: 572a 6757048i bk5: 632a 6756373i bk6: 624a 6756578i bk7: 592a 6756761i bk8: 588a 6756454i bk9: 616a 6755974i bk10: 624a 6756720i bk11: 648a 6756425i bk12: 660a 6756898i bk13: 616a 6756446i bk14: 648a 6756241i bk15: 680a 6755377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00846057
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6762074 n_nop=6747796 n_act=1449 n_pre=1433 n_req=3485 n_rd=10176 n_write=1220 bw_util=0.003371
n_activity=66717 dram_eff=0.3416
bk0: 600a 6756661i bk1: 608a 6756985i bk2: 588a 6756181i bk3: 624a 6756285i bk4: 648a 6755795i bk5: 604a 6756330i bk6: 568a 6756543i bk7: 616a 6756454i bk8: 704a 6754951i bk9: 660a 6755049i bk10: 668a 6755678i bk11: 668a 6754835i bk12: 652a 6755558i bk13: 680a 6756306i bk14: 608a 6756950i bk15: 680a 6756057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0110821
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6762074 n_nop=6747229 n_act=1518 n_pre=1502 n_req=3617 n_rd=10456 n_write=1369 bw_util=0.003497
n_activity=69897 dram_eff=0.3384
bk0: 688a 6755810i bk1: 676a 6755412i bk2: 636a 6755583i bk3: 632a 6755613i bk4: 564a 6756905i bk5: 552a 6757012i bk6: 680a 6755889i bk7: 656a 6756013i bk8: 708a 6754413i bk9: 696a 6754517i bk10: 720a 6754979i bk11: 700a 6754953i bk12: 620a 6756487i bk13: 664a 6756307i bk14: 608a 6756677i bk15: 656a 6755713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0108761
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6762074 n_nop=6747789 n_act=1468 n_pre=1452 n_req=3466 n_rd=10156 n_write=1209 bw_util=0.003361
n_activity=66691 dram_eff=0.3408
bk0: 576a 6756291i bk1: 592a 6756084i bk2: 564a 6756559i bk3: 624a 6756600i bk4: 648a 6756204i bk5: 632a 6756018i bk6: 612a 6756345i bk7: 628a 6756404i bk8: 660a 6755793i bk9: 700a 6755379i bk10: 664a 6756669i bk11: 712a 6755080i bk12: 628a 6756508i bk13: 688a 6755761i bk14: 640a 6756320i bk15: 588a 6756676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.00893661
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6762074 n_nop=6747433 n_act=1502 n_pre=1486 n_req=3628 n_rd=10260 n_write=1393 bw_util=0.003447
n_activity=67547 dram_eff=0.345
bk0: 596a 6756575i bk1: 648a 6756052i bk2: 664a 6756026i bk3: 580a 6756909i bk4: 664a 6756091i bk5: 624a 6755951i bk6: 628a 6756322i bk7: 636a 6756127i bk8: 696a 6755571i bk9: 684a 6755332i bk10: 692a 6755443i bk11: 628a 6756145i bk12: 668a 6756010i bk13: 652a 6755709i bk14: 636a 6756878i bk15: 564a 6757161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0100879
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6762074 n_nop=6747738 n_act=1492 n_pre=1476 n_req=3484 n_rd=10092 n_write=1276 bw_util=0.003362
n_activity=66753 dram_eff=0.3406
bk0: 592a 6757098i bk1: 604a 6756375i bk2: 580a 6756768i bk3: 540a 6756825i bk4: 648a 6756244i bk5: 644a 6755911i bk6: 640a 6756640i bk7: 616a 6755743i bk8: 616a 6755893i bk9: 656a 6755362i bk10: 672a 6755895i bk11: 640a 6756028i bk12: 688a 6755804i bk13: 664a 6756150i bk14: 656a 6756343i bk15: 636a 6756668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00869911
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6762074 n_nop=6748187 n_act=1417 n_pre=1401 n_req=3392 n_rd=9876 n_write=1193 bw_util=0.003274
n_activity=66163 dram_eff=0.3346
bk0: 580a 6757090i bk1: 580a 6756675i bk2: 568a 6757285i bk3: 608a 6756423i bk4: 592a 6756795i bk5: 556a 6756662i bk6: 640a 6756534i bk7: 648a 6756366i bk8: 684a 6755347i bk9: 660a 6756204i bk10: 636a 6756867i bk11: 652a 6756658i bk12: 596a 6756975i bk13: 640a 6756400i bk14: 632a 6756608i bk15: 604a 6756806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00852046

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1210, Miss_rate = 0.068, Pending_hits = 617, Reservation_fails = 1
L2_cache_bank[1]: Access = 17956, Miss = 1264, Miss_rate = 0.070, Pending_hits = 603, Reservation_fails = 1
L2_cache_bank[2]: Access = 17835, Miss = 1214, Miss_rate = 0.068, Pending_hits = 581, Reservation_fails = 2
L2_cache_bank[3]: Access = 17995, Miss = 1280, Miss_rate = 0.071, Pending_hits = 596, Reservation_fails = 1
L2_cache_bank[4]: Access = 17836, Miss = 1239, Miss_rate = 0.069, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1311, Miss_rate = 0.072, Pending_hits = 597, Reservation_fails = 2
L2_cache_bank[6]: Access = 18466, Miss = 1318, Miss_rate = 0.071, Pending_hits = 615, Reservation_fails = 3
L2_cache_bank[7]: Access = 17880, Miss = 1213, Miss_rate = 0.068, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1226, Miss_rate = 0.069, Pending_hits = 618, Reservation_fails = 4
L2_cache_bank[9]: Access = 17963, Miss = 1227, Miss_rate = 0.068, Pending_hits = 611, Reservation_fails = 0
L2_cache_bank[10]: Access = 18144, Miss = 1259, Miss_rate = 0.069, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1285, Miss_rate = 0.070, Pending_hits = 626, Reservation_fails = 0
L2_cache_bank[12]: Access = 18308, Miss = 1306, Miss_rate = 0.071, Pending_hits = 617, Reservation_fails = 3
L2_cache_bank[13]: Access = 18389, Miss = 1308, Miss_rate = 0.071, Pending_hits = 614, Reservation_fails = 1
L2_cache_bank[14]: Access = 18022, Miss = 1248, Miss_rate = 0.069, Pending_hits = 596, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1291, Miss_rate = 0.071, Pending_hits = 600, Reservation_fails = 2
L2_cache_bank[16]: Access = 31380, Miss = 1311, Miss_rate = 0.042, Pending_hits = 693, Reservation_fails = 1
L2_cache_bank[17]: Access = 17821, Miss = 1254, Miss_rate = 0.070, Pending_hits = 584, Reservation_fails = 1
L2_cache_bank[18]: Access = 18062, Miss = 1273, Miss_rate = 0.070, Pending_hits = 600, Reservation_fails = 2
L2_cache_bank[19]: Access = 17630, Miss = 1250, Miss_rate = 0.071, Pending_hits = 596, Reservation_fails = 2
L2_cache_bank[20]: Access = 17795, Miss = 1232, Miss_rate = 0.069, Pending_hits = 589, Reservation_fails = 3
L2_cache_bank[21]: Access = 18074, Miss = 1237, Miss_rate = 0.068, Pending_hits = 594, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27756
L2_total_cache_miss_rate = 0.0677
L2_total_cache_pending_hits = 13317
L2_total_cache_reservation_fails = 29
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.1052
	minimum = 6
	maximum = 847
Network latency average = 43.6765
	minimum = 6
	maximum = 603
Slowest packet = 743611
Flit latency average = 52.2449
	minimum = 6
	maximum = 602
Slowest flit = 1142003
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0539456
	minimum = 0.0446616 (at node 14)
	maximum = 0.316602 (at node 44)
Accepted packet rate average = 0.0539456
	minimum = 0.0446616 (at node 14)
	maximum = 0.316602 (at node 44)
Injected flit rate average = 0.0809183
	minimum = 0.0611892 (at node 46)
	maximum = 0.329193 (at node 44)
Accepted flit rate average= 0.0809183
	minimum = 0.0538926 (at node 14)
	maximum = 0.620614 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7239 (12 samples)
	minimum = 6 (12 samples)
	maximum = 191.917 (12 samples)
Network latency average = 14.3139 (12 samples)
	minimum = 6 (12 samples)
	maximum = 140 (12 samples)
Flit latency average = 15.2009 (12 samples)
	minimum = 6 (12 samples)
	maximum = 139.25 (12 samples)
Fragmentation average = 5.906e-06 (12 samples)
	minimum = 0 (12 samples)
	maximum = 2.25 (12 samples)
Injected packet rate average = 0.0265168 (12 samples)
	minimum = 0.0214305 (12 samples)
	maximum = 0.082549 (12 samples)
Accepted packet rate average = 0.0265168 (12 samples)
	minimum = 0.0214305 (12 samples)
	maximum = 0.082549 (12 samples)
Injected flit rate average = 0.0398275 (12 samples)
	minimum = 0.0264872 (12 samples)
	maximum = 0.103798 (12 samples)
Accepted flit rate average = 0.0398275 (12 samples)
	minimum = 0.029501 (12 samples)
	maximum = 0.149729 (12 samples)
Injected packet size average = 1.50198 (12 samples)
Accepted packet size average = 1.50198 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 44 sec (3224 sec)
gpgpu_simulation_rate = 17923 (inst/sec)
gpgpu_simulation_rate = 1965 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 1068515
gpu_sim_insn = 8878634
gpu_ipc =       8.3093
gpu_tot_sim_cycle = 7631125
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       8.7359
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 343372
gpu_stall_icnt2sh    = 1451129
partiton_reqs_in_parallel = 23165101
partiton_reqs_in_parallel_total    = 80116081
partiton_level_parallism =      21.6797
partiton_level_parallism_total  =      13.5342
partiton_reqs_in_parallel_util = 23165101
partiton_reqs_in_parallel_util_total    = 80116081
gpu_sim_cycle_parition_util = 1068268
gpu_tot_sim_cycle_parition_util    = 3641692
partiton_level_parallism_util =      21.6847
partiton_level_parallism_util_total  =      21.9283
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =      76.5570 GB/Sec
L2_BW_total  =      15.8122 GB/Sec
gpu_total_sim_rate=14451

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423319
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3332, 3603, 3419, 3195, 3511, 3270, 4013, 3782, 3771, 3693, 3427, 3702, 4007, 3585, 4270, 3022, 3414, 2762, 3008, 3649, 2703, 3016, 2994, 3294, 2858, 3169, 3122, 3046, 3041, 3233, 3427, 3322, 3260, 2295, 2841, 2901, 3158, 2753, 3014, 2573, 2248, 2868, 3029, 2754, 2742, 2685, 2549, 2762, 2748, 2064, 2259, 2494, 2399, 1943, 1838, 1843, 2019, 2228, 2369, 2298, 2416, 1861, 2012, 2116, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 2193268
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2179033
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9349
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2964678	W0_Idle:108701608	W0_Scoreboard:143913924	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1474 
maxdqlatency = 0 
maxmflatency = 275007 
averagemflatency = 1802 
max_icnt2mem_latency = 274751 
max_icnt2sh_latency = 7631087 
mrq_lat_table:50859 	1208 	1731 	14146 	6409 	5592 	6877 	8189 	7570 	2177 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1100257 	133746 	12802 	5057 	1430 	499 	4237 	1773 	719 	4764 	7588 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	534359 	84614 	291206 	130519 	133843 	69006 	4617 	2379 	1639 	1283 	529 	4200 	1795 	695 	4761 	7588 	10 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	417779 	184431 	250882 	20113 	148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	386704 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1664 	133 	13 	13 	16 	16 	41 	28 	25 	27 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        29        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        25        19        20        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        26        16        26        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        28        25        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        17        16        16        23        17        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        23        16        20        31        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        20        21        20        21        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        20        16        17        16        16 
dram[8]:        16        16        16        16        16        15        17        16        16        17        19        23       101        17        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        18        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        17        16        19        16        16        16        16 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    231709    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    235616    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    236925    235127    266664    274128    233880    275627    255225    313083    237673    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    236961    265520    238576    526695    349571    362685    289887    446124    381675    233921    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    231872 
dram[6]:    235526    307636    354062    359713    284712    329934    301590    235059    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    234493    235552    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    236678    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    235937    234588    273559    335491    471074    291452    236602    516484    496384    236118    503333    279837    496868    493711    267311 
dram[10]:    443420    235421    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.364372  2.443965  2.472477  2.743842  2.315353  2.301419  2.358566  2.401747  2.484444  2.489879  2.410788  2.502146  2.459770  2.521277  2.216216  2.516364 
dram[1]:  2.393130  2.417021  2.337553  2.458150  2.351020  2.359307  2.264706  2.326772  2.382812  2.375969  2.411255  2.549107  2.268199  2.454545  2.446154  2.392727 
dram[2]:  2.497908  2.531532  2.183333  2.563877  2.272000  2.275735  2.450893  2.363636  2.412766  2.512605  2.400881  2.361940  2.329670  2.403509  2.500000  2.531250 
dram[3]:  2.424603  2.526829  2.627907  2.400000  2.309028  2.389558  2.251852  2.420000  2.489712  2.398190  2.332046  2.561984  2.375912  2.332143  2.480000  2.473485 
dram[4]:  2.396825  2.669725  2.435780  2.388889  2.313253  2.274510  2.418919  2.352697  2.389831  2.405983  2.269841  2.435345  2.577236  2.459770  2.456929  2.531365 
dram[5]:  2.355102  2.596244  2.418182  2.512931  2.343511  2.397380  2.372294  2.248120  2.414729  2.456522  2.333333  2.479675  2.355872  2.324910  2.422053  2.543796 
dram[6]:  2.471545  2.455253  2.447581  2.533333  2.247967  2.310345  2.347826  2.392996  2.533898  2.560869  2.460000  2.424490  2.354962  2.569231  2.509881  2.402135 
dram[7]:  2.286920  2.441048  2.387500  2.488372  2.344000  2.369811  2.237226  2.513158  2.361789  2.379447  2.458333  2.471312  2.410909  2.442804  2.485714  2.446721 
dram[8]:  2.351465  2.598326  2.452915  2.597087  2.257028  2.196721  2.462222  2.451737  2.387097  2.441048  2.464730  2.430493  2.720280  2.505660  2.433460  2.512397 
dram[9]:  2.590090  2.631579  2.449074  2.365385  2.293173  2.229323  2.451613  2.456067  2.504545  2.375000  2.371901  2.377682  2.306896  2.352313  2.505747  2.572614 
dram[10]:  2.532751  2.497854  2.628713  2.504545  2.347826  2.460526  2.367521  2.452000  2.455696  2.423868  2.524018  2.275424  2.343396  2.401487  2.412214  2.579151 
average row locality = 104859/43295 = 2.421966
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       424       416       403       418       407       461       432       415       402       437       415       411       464       497       457       480 
dram[1]:       450       432       412       415       421       408       397       426       428       418       399       418       422       444       455       463 
dram[2]:       440       413       394       436       425       447       416       436       401       424       403       448       445       484       445       466 
dram[3]:       449       395       431       403       469       423       433       431       424       388       431       433       463       464       445       462 
dram[4]:       442       419       402       425       416       431       397       409       401       405       415       416       447       450       468       474 
dram[5]:       431       418       407       428       445       405       411       431       438       401       395       422       460       461       454       490 
dram[6]:       458       467       441       420       403       397       460       455       420       421       440       430       453       472       453       474 
dram[7]:       402       418       428       402       438       455       435       425       416       431       418       428       468       465       489       431 
dram[8]:       422       454       421       415       416       402       406       450       424       403       422       391       470       466       460       440 
dram[9]:       430       437       397       374       422       436       440       430       384       413       418       403       469       458       474       440 
dram[10]:       430       432       400       425       411       406       419       447       404       429       414       385       439       457       446       468 
total reads: 75840
bank skew: 497/374 = 1.33
chip skew: 7064/6808 = 1.04
number of total write accesses:
dram[0]:       160       151       136       139       151       188       160       135       157       178       166       172       178       214       199       212 
dram[1]:       177       136       142       143       155       137       142       165       182       195       158       153       170       177       181       195 
dram[2]:       157       149       130       146       143       172       133       162       166       174       142       185       191       201       170       182 
dram[3]:       162       123       134       137       196       172       175       174       181       142       173       187       188       189       175       191 
dram[4]:       162       163       129       134       160       149       140       158       163       158       157       149       187       192       188       212 
dram[5]:       146       135       125       155       169       144       137       167       185       164       151       188       202       183       183       207 
dram[6]:       150       164       166       150       150       139       188       160       178       168       175       164       164       196       182       201 
dram[7]:       140       141       145       133       148       173       178       148       165       171       172       175       195       197       207       166 
dram[8]:       140       167       126       120       146       134       148       185       168       156       172       151       308       198       180       168 
dram[9]:       145       163       132       118       149       157       168       157       167       176       156       151       200       203       180       180 
dram[10]:       150       150       131       126       129       155       135       166       178       160       164       152       182       189       186       200 
total reads: 29019
bank skew: 308/118 = 2.61
chip skew: 2699/2553 = 1.06
average mf latency per bank:
dram[0]:      23998     22765     24186     25738     22734     18527     21523     23074     20942     21018     21807     21090     24523     19706     21945     22615
dram[1]:      24917     28327     22242     19817     18952     21060     16913     17714     20910     17872     22932     22034     22518     22663     22363     23046
dram[2]:      25132     22177     21382     21341     24524     20081     22299     18640     20047     20557     21811     20016     19764     20751     25348     26128
dram[3]:      25019     24289     27042     21368     16517     21857     14792     17678     20068     20608     18226     18382     19177     21644     22548     24844
dram[4]:      25868     24677     24074     24116     21870     23302     19547     15932     23619     19753     20705     21100     21759     19143     23563     21435
dram[5]:      27090     26426     23730     20967     18551     18250     17853     16940     20977     21268     20148     20392     20898     22191     23187     21465
dram[6]:      24639     25361     20020     23123     19890     20845     16425     20546     22479     20545     19857     21906     23627     23010     26046     23522
dram[7]:      24780     22536     24179     23651     19458     21188     15241     23581     18650     20149     20308     19847     22984     19104     21312     20809
dram[8]:      24521     28416     24877     25941     24295     24931     16823     22874     17439     21206     22343     21242     21635     24783     24745     21138
dram[9]:      28459     26100     24247     23752     21360     18238     16729     20906     22497     22684     22711     20967     20394     20046     23916     24797
dram[10]:      26449     28154     25810     26481     24510     22622     21539     19845     18311     23161     22128     16229     22473     19789     24673     23444
maximum mf latency per bank:
dram[0]:     259468    256672    256726    256831    259533    256961    256719    256717    256641    275007    259214    238320    259112    259088    256606    259385
dram[1]:     256617    256951    256635    256836    256573    256748    259420    256747    259202    274753    248804    259210    259448    256617    256586    256823
dram[2]:     256993    256933    256706    256843    256562    259482    274831    257011    256899    256832    238443    238244    256599    259414    259389    259415
dram[3]:     257915    256711    256955    256948    256855    257085    257056    257101    256566    256777    238239    238294    259536    256362    259319    259069
dram[4]:     259459    256780    256889    256785    257003    259351    259428    256887    256766    256874    259164    259433    259082    236897    259481    256742
dram[5]:     256676    256664    256575    259437    259473    256868    256718    274808    256951    256386    238272    259238    256752    259420    259362    256623
dram[6]:     256787    256659    256684    256736    256671    259357    256693    274996    274740    256708    238387    259111    256378    259113    259063    256856
dram[7]:     258749    256934    256646    256637    274991    256530    259418    256685    256532    259185    259142    259537    274961    259407    259065    257910
dram[8]:     256948    259567    256587    256700    256584    259534    256736    256790    256671    256607    259211    238182    256643    259525    259344    256914
dram[9]:     256592    259454    256704    256577    257042    256658    256603    256511    238404    256932    238277    238207    256917    256142    259061    256638
dram[10]:     256559    258788    256603    258751    259462    259490    256666    256663    256499    259431    236809    274983    256361    256381    258756    256895
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8746148 n_nop=8704445 n_act=3964 n_pre=3948 n_req=9635 n_rd=27756 n_write=6035 bw_util=0.007727
n_activity=151443 dram_eff=0.4463
bk0: 1696a 8715699i bk1: 1664a 8717111i bk2: 1612a 8717443i bk3: 1672a 8715530i bk4: 1628a 8719129i bk5: 1844a 8714846i bk6: 1728a 8717375i bk7: 1660a 8719403i bk8: 1608a 8718241i bk9: 1748a 8717916i bk10: 1660a 8717547i bk11: 1644a 8716742i bk12: 1856a 8715389i bk13: 1988a 8709664i bk14: 1828a 8712563i bk15: 1920a 8710104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8746148 n_nop=8705262 n_act=3947 n_pre=3931 n_req=9416 n_rd=27232 n_write=5776 bw_util=0.007548
n_activity=149161 dram_eff=0.4426
bk0: 1800a 8716553i bk1: 1728a 8717506i bk2: 1648a 8718289i bk3: 1660a 8718149i bk4: 1684a 8718248i bk5: 1632a 8719597i bk6: 1588a 8720426i bk7: 1704a 8718153i bk8: 1712a 8715781i bk9: 1672a 8716451i bk10: 1596a 8719883i bk11: 1672a 8717531i bk12: 1688a 8716933i bk13: 1776a 8714875i bk14: 1820a 8714981i bk15: 1852a 8713470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.123271
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8746148 n_nop=8704803 n_act=3955 n_pre=3939 n_req=9526 n_rd=27692 n_write=5759 bw_util=0.007649
n_activity=149576 dram_eff=0.4473
bk0: 1760a 8715325i bk1: 1652a 8717596i bk2: 1576a 8718523i bk3: 1744a 8717332i bk4: 1700a 8718000i bk5: 1788a 8714792i bk6: 1664a 8720919i bk7: 1744a 8718928i bk8: 1604a 8716746i bk9: 1696a 8714846i bk10: 1612a 8718980i bk11: 1792a 8713869i bk12: 1780a 8714055i bk13: 1936a 8711255i bk14: 1780a 8714494i bk15: 1864a 8712630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8746148 n_nop=8704445 n_act=3987 n_pre=3971 n_req=9643 n_rd=27776 n_write=5969 bw_util=0.007717
n_activity=153496 dram_eff=0.4397
bk0: 1796a 8716785i bk1: 1580a 8718706i bk2: 1724a 8719084i bk3: 1612a 8718298i bk4: 1876a 8713699i bk5: 1692a 8717415i bk6: 1732a 8716000i bk7: 1724a 8714952i bk8: 1696a 8716334i bk9: 1552a 8719293i bk10: 1724a 8718818i bk11: 1732a 8716754i bk12: 1852a 8715556i bk13: 1856a 8713839i bk14: 1780a 8713926i bk15: 1848a 8713841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137302
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8746148 n_nop=8705384 n_act=3888 n_pre=3872 n_req=9418 n_rd=27268 n_write=5736 bw_util=0.007547
n_activity=149797 dram_eff=0.4406
bk0: 1768a 8714848i bk1: 1676a 8716049i bk2: 1608a 8720514i bk3: 1700a 8717927i bk4: 1664a 8719271i bk5: 1724a 8715965i bk6: 1588a 8721826i bk7: 1636a 8718084i bk8: 1604a 8716705i bk9: 1620a 8717903i bk10: 1660a 8719185i bk11: 1664a 8718938i bk12: 1788a 8716968i bk13: 1800a 8714693i bk14: 1872a 8714568i bk15: 1896a 8712085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138493
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8746148 n_nop=8704812 n_act=3961 n_pre=3945 n_req=9538 n_rd=27588 n_write=5842 bw_util=0.007645
n_activity=152134 dram_eff=0.4395
bk0: 1724a 8718222i bk1: 1672a 8719045i bk2: 1628a 8719258i bk3: 1712a 8716979i bk4: 1780a 8717728i bk5: 1620a 8721508i bk6: 1644a 8721829i bk7: 1724a 8718753i bk8: 1752a 8716716i bk9: 1604a 8719482i bk10: 1580a 8719101i bk11: 1688a 8716693i bk12: 1840a 8714934i bk13: 1844a 8714178i bk14: 1816a 8714041i bk15: 1960a 8712530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125257
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8746148 n_nop=8703917 n_act=4004 n_pre=3988 n_req=9759 n_rd=28256 n_write=5983 bw_util=0.00783
n_activity=153806 dram_eff=0.4452
bk0: 1832a 8716696i bk1: 1868a 8713499i bk2: 1764a 8713916i bk3: 1680a 8714588i bk4: 1612a 8716022i bk5: 1588a 8720067i bk6: 1840a 8715363i bk7: 1820a 8717716i bk8: 1680a 8715626i bk9: 1684a 8716849i bk10: 1760a 8716837i bk11: 1720a 8718248i bk12: 1812a 8714356i bk13: 1888a 8714344i bk14: 1812a 8714260i bk15: 1896a 8712281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142456
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8746148 n_nop=8704465 n_act=3991 n_pre=3975 n_req=9603 n_rd=27796 n_write=5921 bw_util=0.00771
n_activity=150853 dram_eff=0.447
bk0: 1608a 8719177i bk1: 1672a 8716858i bk2: 1712a 8716438i bk3: 1608a 8717853i bk4: 1752a 8716712i bk5: 1820a 8716267i bk6: 1740a 8716805i bk7: 1700a 8720688i bk8: 1664a 8716903i bk9: 1724a 8717349i bk10: 1672a 8718037i bk11: 1712a 8715246i bk12: 1872a 8712613i bk13: 1860a 8712028i bk14: 1956a 8711890i bk15: 1724a 8715200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134555
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8746148 n_nop=8705188 n_act=3881 n_pre=3865 n_req=9529 n_rd=27448 n_write=5766 bw_util=0.007595
n_activity=148551 dram_eff=0.4472
bk0: 1688a 8716508i bk1: 1816a 8716126i bk2: 1684a 8717418i bk3: 1660a 8719007i bk4: 1664a 8718232i bk5: 1608a 8718696i bk6: 1624a 8719084i bk7: 1800a 8716171i bk8: 1696a 8718277i bk9: 1612a 8719684i bk10: 1688a 8717085i bk11: 1564a 8717142i bk12: 1880a 8714130i bk13: 1864a 8712955i bk14: 1840a 8715376i bk15: 1760a 8714342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132739
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8746148 n_nop=8705334 n_act=3892 n_pre=3876 n_req=9427 n_rd=27300 n_write=5746 bw_util=0.007557
n_activity=149776 dram_eff=0.4413
bk0: 1720a 8719744i bk1: 1748a 8717636i bk2: 1588a 8720054i bk3: 1496a 8720121i bk4: 1688a 8716925i bk5: 1744a 8716695i bk6: 1760a 8718766i bk7: 1720a 8719464i bk8: 1536a 8718083i bk9: 1652a 8716708i bk10: 1672a 8719383i bk11: 1612a 8718143i bk12: 1876a 8716069i bk13: 1832a 8713328i bk14: 1896a 8714646i bk15: 1760a 8715521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135073
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8746148 n_nop=8705642 n_act=3826 n_pre=3810 n_req=9365 n_rd=27248 n_write=5622 bw_util=0.007516
n_activity=148003 dram_eff=0.4442
bk0: 1720a 8717194i bk1: 1728a 8716845i bk2: 1600a 8718550i bk3: 1700a 8719299i bk4: 1644a 8719008i bk5: 1624a 8716788i bk6: 1676a 8721176i bk7: 1788a 8718276i bk8: 1616a 8716328i bk9: 1716a 8717721i bk10: 1656a 8719055i bk11: 1540a 8718331i bk12: 1756a 8714619i bk13: 1828a 8714649i bk14: 1784a 8714624i bk15: 1872a 8711823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3404, Miss_rate = 0.060, Pending_hits = 827, Reservation_fails = 1
L2_cache_bank[1]: Access = 57563, Miss = 3535, Miss_rate = 0.061, Pending_hits = 831, Reservation_fails = 1
L2_cache_bank[2]: Access = 56961, Miss = 3384, Miss_rate = 0.059, Pending_hits = 790, Reservation_fails = 3
L2_cache_bank[3]: Access = 57114, Miss = 3424, Miss_rate = 0.060, Pending_hits = 809, Reservation_fails = 2
L2_cache_bank[4]: Access = 56785, Miss = 3369, Miss_rate = 0.059, Pending_hits = 794, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3554, Miss_rate = 0.062, Pending_hits = 815, Reservation_fails = 2
L2_cache_bank[6]: Access = 57935, Miss = 3545, Miss_rate = 0.061, Pending_hits = 824, Reservation_fails = 4
L2_cache_bank[7]: Access = 57130, Miss = 3399, Miss_rate = 0.059, Pending_hits = 823, Reservation_fails = 2
L2_cache_bank[8]: Access = 57418, Miss = 3388, Miss_rate = 0.059, Pending_hits = 831, Reservation_fails = 4
L2_cache_bank[9]: Access = 57604, Miss = 3429, Miss_rate = 0.060, Pending_hits = 828, Reservation_fails = 2
L2_cache_bank[10]: Access = 57578, Miss = 3441, Miss_rate = 0.060, Pending_hits = 794, Reservation_fails = 1
L2_cache_bank[11]: Access = 57727, Miss = 3456, Miss_rate = 0.060, Pending_hits = 842, Reservation_fails = 0
L2_cache_bank[12]: Access = 57590, Miss = 3528, Miss_rate = 0.061, Pending_hits = 827, Reservation_fails = 3
L2_cache_bank[13]: Access = 58054, Miss = 3536, Miss_rate = 0.061, Pending_hits = 836, Reservation_fails = 3
L2_cache_bank[14]: Access = 57323, Miss = 3494, Miss_rate = 0.061, Pending_hits = 816, Reservation_fails = 2
L2_cache_bank[15]: Access = 57214, Miss = 3455, Miss_rate = 0.060, Pending_hits = 822, Reservation_fails = 2
L2_cache_bank[16]: Access = 70240, Miss = 3441, Miss_rate = 0.049, Pending_hits = 891, Reservation_fails = 1
L2_cache_bank[17]: Access = 56879, Miss = 3421, Miss_rate = 0.060, Pending_hits = 809, Reservation_fails = 1
L2_cache_bank[18]: Access = 56869, Miss = 3434, Miss_rate = 0.060, Pending_hits = 817, Reservation_fails = 2
L2_cache_bank[19]: Access = 56598, Miss = 3391, Miss_rate = 0.060, Pending_hits = 798, Reservation_fails = 2
L2_cache_bank[20]: Access = 56661, Miss = 3363, Miss_rate = 0.059, Pending_hits = 797, Reservation_fails = 3
L2_cache_bank[21]: Access = 57158, Miss = 3449, Miss_rate = 0.060, Pending_hits = 808, Reservation_fails = 0
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 75840
L2_total_cache_miss_rate = 0.0596
L2_total_cache_pending_hits = 18029
L2_total_cache_reservation_fails = 41
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 796920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 382220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.3322
	minimum = 6
	maximum = 888
Network latency average = 26.909
	minimum = 6
	maximum = 863
Slowest packet = 1157991
Flit latency average = 23.46
	minimum = 6
	maximum = 863
Slowest flit = 1825523
Fragmentation average = 0.0362365
	minimum = 0
	maximum = 507
Injected packet rate average = 0.016154
	minimum = 0.0138281 (at node 4)
	maximum = 0.0185608 (at node 41)
Accepted packet rate average = 0.016154
	minimum = 0.0138281 (at node 4)
	maximum = 0.0185608 (at node 41)
Injected flit rate average = 0.0272272
	minimum = 0.0181846 (at node 4)
	maximum = 0.0385175 (at node 37)
Accepted flit rate average= 0.0272272
	minimum = 0.0239061 (at node 46)
	maximum = 0.0320894 (at node 20)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.6168 (13 samples)
	minimum = 6 (13 samples)
	maximum = 245.462 (13 samples)
Network latency average = 15.2828 (13 samples)
	minimum = 6 (13 samples)
	maximum = 195.615 (13 samples)
Flit latency average = 15.8362 (13 samples)
	minimum = 6 (13 samples)
	maximum = 194.923 (13 samples)
Fragmentation average = 0.00279287 (13 samples)
	minimum = 0 (13 samples)
	maximum = 41.0769 (13 samples)
Injected packet rate average = 0.0257196 (13 samples)
	minimum = 0.0208457 (13 samples)
	maximum = 0.0776268 (13 samples)
Accepted packet rate average = 0.0257196 (13 samples)
	minimum = 0.0208457 (13 samples)
	maximum = 0.0776268 (13 samples)
Injected flit rate average = 0.0388583 (13 samples)
	minimum = 0.0258485 (13 samples)
	maximum = 0.0987761 (13 samples)
Accepted flit rate average = 0.0388583 (13 samples)
	minimum = 0.0290707 (13 samples)
	maximum = 0.14068 (13 samples)
Injected packet size average = 1.51084 (13 samples)
Accepted packet size average = 1.51084 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 53 sec (4613 sec)
gpgpu_simulation_rate = 14451 (inst/sec)
gpgpu_simulation_rate = 1654 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15211
gpu_sim_insn = 5472444
gpu_ipc =     359.7689
gpu_tot_sim_cycle = 7868486
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       9.1679
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 343519
gpu_stall_icnt2sh    = 1451324
partiton_reqs_in_parallel = 334495
partiton_reqs_in_parallel_total    = 103281182
partiton_level_parallism =      21.9903
partiton_level_parallism_total  =      13.1684
partiton_reqs_in_parallel_util = 334495
partiton_reqs_in_parallel_util_total    = 103281182
gpu_sim_cycle_parition_util = 15211
gpu_tot_sim_cycle_parition_util    = 4709960
partiton_level_parallism_util =      21.9903
partiton_level_parallism_util_total  =      21.9285
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     254.5789 GB/Sec
L2_BW_total  =      15.8273 GB/Sec
gpu_total_sim_rate=15440

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545919
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3512, 3783, 3599, 3375, 3691, 3450, 4193, 3962, 3951, 3873, 3607, 3882, 4187, 3765, 4450, 3202, 3594, 2942, 3188, 3829, 2883, 3196, 3174, 3474, 3038, 3349, 3302, 3226, 3221, 3413, 3607, 3502, 3404, 2439, 2985, 3045, 3302, 2897, 3158, 2717, 2392, 3012, 3173, 2898, 2886, 2829, 2693, 2906, 2892, 2208, 2403, 2638, 2543, 2087, 1982, 1987, 2163, 2372, 2513, 2442, 2560, 2005, 2156, 2260, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2500322
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2486032
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9404
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3479830	W0_Idle:108778802	W0_Scoreboard:143972304	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1474 
maxdqlatency = 0 
maxmflatency = 275007 
averagemflatency = 1753 
max_icnt2mem_latency = 274751 
max_icnt2sh_latency = 7868485 
mrq_lat_table:54249 	1254 	1962 	14930 	6681 	5711 	7078 	8366 	7577 	2177 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1134519 	140311 	12824 	5063 	1430 	499 	4237 	1773 	719 	4764 	7588 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	538052 	85897 	292533 	138559 	156209 	72951 	4810 	2381 	1645 	1283 	529 	4200 	1795 	695 	4761 	7588 	10 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	425254 	185119 	250890 	20113 	148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	419388 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1693 	134 	13 	13 	16 	16 	41 	28 	25 	27 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        33        16        16        16        16        16        16        16        30        30        16        29        16        16        37        16 
dram[1]:        22        16        22        16        16        16        17        16        23        29        19        31        16        25        16        16 
dram[2]:        16        16        16        16        16        16        16        16        30        26        16        40        16        44        16        33 
dram[3]:        16        16        16        16        17        16        16        16        31        26        42        26        22        16        16        16 
dram[4]:        16        24        16        21        16        16        16        16        17        29        38        29        17        16        39        16 
dram[5]:        16        16        16        20        16        16        16        16        23        16        46        31        16        16        19        16 
dram[6]:        16        16        16        16        16        16        17        16        20        29        31        21        16        16        16        24 
dram[7]:        16        16        17        16        16        15        16        16        30        17        41        20        16        17        27        16 
dram[8]:        33        16        16        16        16        15        17        16        16        30        40        23       101        17        27        16 
dram[9]:        16        16        16        16        15        15        16        16        32        18        30        45        33        16        16        33 
dram[10]:        16        32        16        16        17        16        16        16        33        32        22        19        16        16        16        16 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    231709    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    235616    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    236925    235127    266664    274128    233880    275627    255225    313083    237673    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    236961    265520    238576    526695    349571    362685    289887    446124    381675    233921    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    231872 
dram[6]:    235526    307636    354062    359713    284712    329934    301590    235059    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    234493    235552    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    236678    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    235937    234588    273559    335491    471074    291452    236602    516484    496384    236118    503333    279837    496868    493711    267311 
dram[10]:    443420    235421    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.508000  2.629310  2.592760  2.873171  2.314049  2.301419  2.358566  2.401747  2.603524  2.588000  2.557851  2.661017  2.614504  2.660777  2.344482  2.681159 
dram[1]:  2.526316  2.571429  2.431535  2.574561  2.345528  2.359307  2.264706  2.326772  2.486381  2.473077  2.581897  2.689956  2.435115  2.601562  2.613027  2.550725 
dram[2]:  2.615702  2.699552  2.231405  2.662281  2.272000  2.279412  2.450893  2.363636  2.516807  2.609958  2.574561  2.516605  2.474452  2.545139  2.668016  2.669231 
dram[3]:  2.565217  2.684466  2.730232  2.517699  2.309028  2.389558  2.251852  2.420000  2.602459  2.493333  2.478927  2.699187  2.516129  2.476868  2.653386  2.621723 
dram[4]:  2.563492  2.788288  2.538813  2.500000  2.317269  2.274510  2.412556  2.352697  2.497890  2.512712  2.406250  2.584746  2.748988  2.629771  2.596296  2.691176 
dram[5]:  2.534694  2.794393  2.561086  2.591489  2.338403  2.397380  2.372294  2.248120  2.521235  2.571429  2.506329  2.651822  2.510638  2.471223  2.548507  2.683636 
dram[6]:  2.634538  2.608527  2.538153  2.654867  2.242915  2.299145  2.347826  2.392996  2.645570  2.672414  2.582677  2.589431  2.483019  2.731801  2.673228  2.526316 
dram[7]:  2.455696  2.605150  2.453061  2.541284  2.344000  2.364662  2.237226  2.506550  2.467742  2.480315  2.611570  2.640816  2.543478  2.591912  2.600707  2.608163 
dram[8]:  2.504132  2.725000  2.510917  2.703349  2.257028  2.196721  2.462222  2.451737  2.497992  2.554113  2.613169  2.607143  3.142361  2.665414  2.544445  2.647773 
dram[9]:  2.793722  2.753247  2.518349  2.488152  2.293173  2.229323  2.455645  2.456067  2.630631  2.489960  2.518219  2.557447  2.423729  2.510638  2.627820  2.729508 
dram[10]:  2.665217  2.656780  2.714286  2.600897  2.347826  2.464912  2.367521  2.452000  2.581590  2.538775  2.681035  2.455696  2.507519  2.540441  2.577947  2.730769 
average row locality = 110086/43587 = 2.525661
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       438       431       413       428       407       461       432       415       412       447       431       427       480       513       473       496 
dram[1]:       464       446       422       425       421       408       397       426       438       428       415       434       438       460       471       479 
dram[2]:       453       426       399       444       425       447       416       436       411       434       419       464       461       500       461       482 
dram[3]:       462       407       439       413       469       423       433       431       434       398       447       449       479       480       461       478 
dram[4]:       457       432       410       437       416       431       397       409       411       415       431       432       463       466       484       490 
dram[5]:       446       433       417       437       445       405       411       431       448       411       411       438       476       477       470       506 
dram[6]:       474       482       449       431       403       397       460       455       430       431       456       446       469       488       469       490 
dram[7]:       416       433       437       408       438       455       435       425       426       441       434       444       484       481       505       447 
dram[8]:       436       467       431       425       416       402       406       450       434       413       438       407       487       482       476       456 
dram[9]:       446       450       404       384       422       436       440       430       395       424       434       419       485       474       490       456 
dram[10]:       442       446       406       433       411       406       419       447       415       440       430       401       455       473       462       484 
total reads: 77624
bank skew: 513/384 = 1.34
chip skew: 7230/6970 = 1.04
number of total write accesses:
dram[0]:       189       179       160       161       153       188       160       135       179       200       188       201       205       240       228       244 
dram[1]:       208       166       164       162       156       137       142       165       201       215       184       182       200       206       211       225 
dram[2]:       180       176       141       163       143       173       133       162       188       195       168       218       217       233       198       212 
dram[3]:       187       146       148       156       196       172       175       174       201       163       200       215       223       216       205       222 
dram[4]:       189       187       146       163       161       149       141       158       181       178       185       178       216       223       217       242 
dram[5]:       175       165       149       172       170       144       137       167       205       183       183       217       232       210       213       232 
dram[6]:       182       191       183       169       151       141       188       160       197       189       200       191       189       225       210       230 
dram[7]:       166       174       164       146       148       174       178       149       186       189       198       203       218       224       231       192 
dram[8]:       170       187       144       140       146       134       148       185       188       177       197       177       418       227       211       198 
dram[9]:       177       186       145       141       149       157       169       157       189       196       188       182       230       234       209       210 
dram[10]:       171       181       145       147       129       156       135       166       202       182       192       181       212       218       216       226 
total reads: 32462
bank skew: 418/129 = 3.24
chip skew: 3047/2859 = 1.07
average mf latency per bank:
dram[0]:      22400     21207     22798     24385     22712     18577     21585     23142     19891     20053     20549     19659     23044     18662     20593     21203
dram[1]:      23291     26336     21072     18883     18978     21122     16980     17776     20037     17114     21410     20505     20959     21194     20913     21597
dram[2]:      23745     20750     20795     20504     24582     20102     22365     18701     19056     19621     20336     18652     18600     19448     23717     24454
dram[3]:      23597     22802     26073     20325     16566     21912     14852     17739     19195     19557     17091     17239     17842     20364     21052     23234
dram[4]:      24231     23246     23039     22514     21890     23360     19580     15998     22583     18833     19307     19625     20376     17896     22107     20141
dram[5]:      25216     24486     22351     20114     18575     18310     17921     17003     20086     20311     18603     19067     19597     20859     21685     20328
dram[6]:      22881     23822     19270     22013     19913     20827     16483     20607     21517     19599     18695     20510     22217     21617     24420     22110
dram[7]:      23128     20806     23097     22890     19516     21207     15305     23609     17792     19333     19047     18580     21770     17999     20212     19508
dram[8]:      22800     27029     23720     24616     24363     24998     16906     22942     16696     20192     20999     19815     20734     23277     23124     19724
dram[9]:      26317     24672     23413     22315     21420     18297     16768     20976     21318     21635     21046     19415     19143     18776     22439     23146
dram[10]:      25076     26182     24926     25205     24576     22644     21612     19907     17357     22013     20643     15060     20985     18560     23056     22110
maximum mf latency per bank:
dram[0]:     259468    256672    256726    256831    259533    256961    256719    256717    256641    275007    259214    238320    259112    259088    256606    259385
dram[1]:     256617    256951    256635    256836    256573    256748    259420    256747    259202    274753    248804    259210    259448    256617    256586    256823
dram[2]:     256993    256933    256706    256843    256562    259482    274831    257011    256899    256832    238443    238244    256599    259414    259389    259415
dram[3]:     257915    256711    256955    256948    256855    257085    257056    257101    256566    256777    238239    238294    259536    256362    259319    259069
dram[4]:     259459    256780    256889    256785    257003    259351    259428    256887    256766    256874    259164    259433    259082    236897    259481    256742
dram[5]:     256676    256664    256575    259437    259473    256868    256718    274808    256951    256386    238272    259238    256752    259420    259362    256623
dram[6]:     256787    256659    256684    256736    256671    259357    256693    274996    274740    256708    238387    259111    256378    259113    259063    256856
dram[7]:     258749    256934    256646    256637    274991    256530    259418    256685    256532    259185    259142    259537    274961    259407    259065    257910
dram[8]:     256948    259567    256587    256700    256584    259534    256736    256790    256671    256607    259211    238182    256643    259525    259344    256914
dram[9]:     256592    259454    256704    256577    257042    256658    256603    256511    238404    256932    238277    238207    256917    256142    259061    256638
dram[10]:     256559    258788    256603    258751    259462    259490    256666    256663    256499    259431    236809    274983    256361    256381    258756    256895
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8774391 n_nop=8731612 n_act=3988 n_pre=3972 n_req=10114 n_rd=28416 n_write=6403 bw_util=0.007937
n_activity=157102 dram_eff=0.4433
bk0: 1752a 8743386i bk1: 1724a 8744936i bk2: 1652a 8745329i bk3: 1712a 8743405i bk4: 1628a 8747321i bk5: 1844a 8743085i bk6: 1728a 8745616i bk7: 1660a 8747648i bk8: 1648a 8745932i bk9: 1788a 8745599i bk10: 1724a 8745303i bk11: 1708a 8744402i bk12: 1920a 8743189i bk13: 2052a 8737475i bk14: 1892a 8740278i bk15: 1984a 8737884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142614
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8774391 n_nop=8732420 n_act=3975 n_pre=3959 n_req=9896 n_rd=27888 n_write=6149 bw_util=0.007758
n_activity=155115 dram_eff=0.4389
bk0: 1856a 8744248i bk1: 1784a 8745222i bk2: 1688a 8746083i bk3: 1700a 8746077i bk4: 1684a 8746434i bk5: 1632a 8747832i bk6: 1588a 8748665i bk7: 1704a 8746397i bk8: 1752a 8743568i bk9: 1712a 8744178i bk10: 1660a 8747672i bk11: 1736a 8745191i bk12: 1752a 8744745i bk13: 1840a 8742607i bk14: 1884a 8742741i bk15: 1916a 8741198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.124328
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8774391 n_nop=8732017 n_act=3981 n_pre=3965 n_req=9978 n_rd=28312 n_write=6116 bw_util=0.007847
n_activity=154955 dram_eff=0.4444
bk0: 1812a 8743156i bk1: 1704a 8745444i bk2: 1596a 8746554i bk3: 1776a 8745270i bk4: 1700a 8746240i bk5: 1788a 8743027i bk6: 1664a 8749163i bk7: 1744a 8747174i bk8: 1644a 8744435i bk9: 1736a 8742526i bk10: 1676a 8746733i bk11: 1856a 8741440i bk12: 1844a 8741777i bk13: 2000a 8738886i bk14: 1844a 8742221i bk15: 1928a 8740244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8774391 n_nop=8731659 n_act=4011 n_pre=3995 n_req=10102 n_rd=28412 n_write=6314 bw_util=0.007915
n_activity=159044 dram_eff=0.4367
bk0: 1848a 8744629i bk1: 1628a 8746543i bk2: 1756a 8747139i bk3: 1652a 8746244i bk4: 1876a 8741938i bk5: 1692a 8745659i bk6: 1732a 8744247i bk7: 1724a 8743205i bk8: 1736a 8744121i bk9: 1592a 8746989i bk10: 1788a 8746508i bk11: 1796a 8744407i bk12: 1916a 8743155i bk13: 1920a 8741571i bk14: 1844a 8741639i bk15: 1912a 8741554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.138073
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8774391 n_nop=8732546 n_act=3917 n_pre=3901 n_req=9895 n_rd=27924 n_write=6103 bw_util=0.007756
n_activity=155725 dram_eff=0.437
bk0: 1828a 8742661i bk1: 1728a 8743847i bk2: 1640a 8748475i bk3: 1748a 8745612i bk4: 1664a 8747498i bk5: 1724a 8744204i bk6: 1588a 8750017i bk7: 1636a 8746329i bk8: 1644a 8744547i bk9: 1660a 8745673i bk10: 1724a 8746820i bk11: 1728a 8746551i bk12: 1852a 8744690i bk13: 1864a 8742483i bk14: 1936a 8742222i bk15: 1960a 8739836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.139062
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8774391 n_nop=8731997 n_act=3981 n_pre=3965 n_req=10016 n_rd=28248 n_write=6200 bw_util=0.007852
n_activity=157690 dram_eff=0.4369
bk0: 1784a 8746010i bk1: 1732a 8746774i bk2: 1668a 8747150i bk3: 1748a 8744882i bk4: 1780a 8745916i bk5: 1620a 8749747i bk6: 1644a 8750070i bk7: 1724a 8746996i bk8: 1792a 8744501i bk9: 1644a 8747268i bk10: 1644a 8746754i bk11: 1752a 8744337i bk12: 1904a 8742712i bk13: 1908a 8741919i bk14: 1880a 8741735i bk15: 2024a 8740341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.126174
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8774391 n_nop=8731071 n_act=4030 n_pre=4014 n_req=10226 n_rd=28920 n_write=6356 bw_util=0.008041
n_activity=159649 dram_eff=0.4419
bk0: 1896a 8744382i bk1: 1928a 8741257i bk2: 1796a 8741886i bk3: 1724a 8742543i bk4: 1612a 8744231i bk5: 1588a 8748237i bk6: 1840a 8743602i bk7: 1820a 8745961i bk8: 1720a 8743426i bk9: 1724a 8744571i bk10: 1824a 8744475i bk11: 1784a 8745986i bk12: 1876a 8742145i bk13: 1952a 8742123i bk14: 1876a 8742121i bk15: 1960a 8739963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.143227
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8774391 n_nop=8731679 n_act=4017 n_pre=4001 n_req=10049 n_rd=28436 n_write=6258 bw_util=0.007908
n_activity=156450 dram_eff=0.4435
bk0: 1664a 8747123i bk1: 1732a 8744477i bk2: 1748a 8744318i bk3: 1632a 8745827i bk4: 1752a 8744946i bk5: 1820a 8744468i bk6: 1740a 8745043i bk7: 1700a 8748888i bk8: 1704a 8744638i bk9: 1764a 8745148i bk10: 1736a 8745800i bk11: 1776a 8742981i bk12: 1936a 8740457i bk13: 1924a 8739853i bk14: 2020a 8739725i bk15: 1788a 8743032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135475
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8774391 n_nop=8732264 n_act=3915 n_pre=3899 n_req=10073 n_rd=28104 n_write=6209 bw_util=0.007821
n_activity=154962 dram_eff=0.4429
bk0: 1744a 8744365i bk1: 1868a 8744034i bk2: 1724a 8745273i bk3: 1700a 8746883i bk4: 1664a 8746464i bk5: 1608a 8746931i bk6: 1624a 8747322i bk7: 1800a 8744413i bk8: 1736a 8745860i bk9: 1652a 8747238i bk10: 1752a 8744989i bk11: 1628a 8744972i bk12: 1948a 8741792i bk13: 1928a 8740824i bk14: 1904a 8743148i bk15: 1824a 8742011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134651
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8774391 n_nop=8732475 n_act=3925 n_pre=3909 n_req=9908 n_rd=27956 n_write=6126 bw_util=0.007769
n_activity=155784 dram_eff=0.4376
bk0: 1784a 8747485i bk1: 1800a 8745387i bk2: 1616a 8748082i bk3: 1536a 8747983i bk4: 1688a 8745159i bk5: 1744a 8744937i bk6: 1760a 8747004i bk7: 1720a 8747712i bk8: 1580a 8745804i bk9: 1696a 8744459i bk10: 1736a 8746970i bk11: 1676a 8745820i bk12: 1940a 8743692i bk13: 1896a 8741077i bk14: 1960a 8742294i bk15: 1824a 8743213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136214
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8774391 n_nop=8732852 n_act=3848 n_pre=3832 n_req=9829 n_rd=27880 n_write=5979 bw_util=0.007718
n_activity=153581 dram_eff=0.4409
bk0: 1768a 8745089i bk1: 1784a 8744527i bk2: 1624a 8746571i bk3: 1732a 8747205i bk4: 1644a 8747245i bk5: 1624a 8745012i bk6: 1676a 8749417i bk7: 1788a 8746520i bk8: 1660a 8744056i bk9: 1760a 8745392i bk10: 1720a 8746687i bk11: 1604a 8746002i bk12: 1820a 8742421i bk13: 1892a 8742338i bk14: 1848a 8742454i bk15: 1936a 8739657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3486, Miss_rate = 0.060, Pending_hits = 888, Reservation_fails = 2
L2_cache_bank[1]: Access = 59051, Miss = 3618, Miss_rate = 0.061, Pending_hits = 901, Reservation_fails = 5
L2_cache_bank[2]: Access = 58449, Miss = 3466, Miss_rate = 0.059, Pending_hits = 857, Reservation_fails = 12
L2_cache_bank[3]: Access = 58602, Miss = 3506, Miss_rate = 0.060, Pending_hits = 875, Reservation_fails = 3
L2_cache_bank[4]: Access = 58273, Miss = 3445, Miss_rate = 0.059, Pending_hits = 847, Reservation_fails = 1
L2_cache_bank[5]: Access = 59175, Miss = 3633, Miss_rate = 0.061, Pending_hits = 884, Reservation_fails = 5
L2_cache_bank[6]: Access = 59423, Miss = 3624, Miss_rate = 0.061, Pending_hits = 889, Reservation_fails = 7
L2_cache_bank[7]: Access = 58618, Miss = 3479, Miss_rate = 0.059, Pending_hits = 884, Reservation_fails = 12
L2_cache_bank[8]: Access = 58906, Miss = 3469, Miss_rate = 0.059, Pending_hits = 893, Reservation_fails = 4
L2_cache_bank[9]: Access = 59092, Miss = 3512, Miss_rate = 0.059, Pending_hits = 897, Reservation_fails = 5
L2_cache_bank[10]: Access = 59066, Miss = 3524, Miss_rate = 0.060, Pending_hits = 867, Reservation_fails = 3
L2_cache_bank[11]: Access = 59215, Miss = 3538, Miss_rate = 0.060, Pending_hits = 902, Reservation_fails = 3
L2_cache_bank[12]: Access = 59078, Miss = 3610, Miss_rate = 0.061, Pending_hits = 880, Reservation_fails = 7
L2_cache_bank[13]: Access = 59542, Miss = 3620, Miss_rate = 0.061, Pending_hits = 894, Reservation_fails = 6
L2_cache_bank[14]: Access = 58810, Miss = 3575, Miss_rate = 0.061, Pending_hits = 867, Reservation_fails = 2
L2_cache_bank[15]: Access = 58698, Miss = 3534, Miss_rate = 0.060, Pending_hits = 880, Reservation_fails = 6
L2_cache_bank[16]: Access = 79893, Miss = 3524, Miss_rate = 0.044, Pending_hits = 1030, Reservation_fails = 3
L2_cache_bank[17]: Access = 58355, Miss = 3502, Miss_rate = 0.060, Pending_hits = 865, Reservation_fails = 4
L2_cache_bank[18]: Access = 58348, Miss = 3516, Miss_rate = 0.060, Pending_hits = 883, Reservation_fails = 9
L2_cache_bank[19]: Access = 58074, Miss = 3473, Miss_rate = 0.060, Pending_hits = 864, Reservation_fails = 4
L2_cache_bank[20]: Access = 58145, Miss = 3440, Miss_rate = 0.059, Pending_hits = 861, Reservation_fails = 5
L2_cache_bank[21]: Access = 58642, Miss = 3530, Miss_rate = 0.060, Pending_hits = 875, Reservation_fails = 6
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 77624
L2_total_cache_miss_rate = 0.0591
L2_total_cache_pending_hits = 19483
L2_total_cache_reservation_fails = 114
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 805091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 59204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2134
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18413
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 113
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.7189
	minimum = 6
	maximum = 769
Network latency average = 44.0482
	minimum = 6
	maximum = 599
Slowest packet = 2549935
Flit latency average = 52.6419
	minimum = 6
	maximum = 598
Slowest flit = 4170071
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0537212
	minimum = 0.0447074 (at node 3)
	maximum = 0.317324 (at node 44)
Accepted packet rate average = 0.0537212
	minimum = 0.0447074 (at node 3)
	maximum = 0.317324 (at node 44)
Injected flit rate average = 0.0805819
	minimum = 0.060618 (at node 45)
	maximum = 0.32952 (at node 44)
Accepted flit rate average= 0.0805819
	minimum = 0.0536489 (at node 3)
	maximum = 0.622452 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.8384 (14 samples)
	minimum = 6 (14 samples)
	maximum = 282.857 (14 samples)
Network latency average = 17.3374 (14 samples)
	minimum = 6 (14 samples)
	maximum = 224.429 (14 samples)
Flit latency average = 18.4652 (14 samples)
	minimum = 6 (14 samples)
	maximum = 223.714 (14 samples)
Fragmentation average = 0.00259338 (14 samples)
	minimum = 0 (14 samples)
	maximum = 38.1429 (14 samples)
Injected packet rate average = 0.0277197 (14 samples)
	minimum = 0.0225501 (14 samples)
	maximum = 0.0947481 (14 samples)
Accepted packet rate average = 0.0277197 (14 samples)
	minimum = 0.0225501 (14 samples)
	maximum = 0.0947481 (14 samples)
Injected flit rate average = 0.0418385 (14 samples)
	minimum = 0.0283321 (14 samples)
	maximum = 0.115258 (14 samples)
Accepted flit rate average = 0.0418385 (14 samples)
	minimum = 0.0308263 (14 samples)
	maximum = 0.175092 (14 samples)
Injected packet size average = 1.50934 (14 samples)
Accepted packet size average = 1.50934 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 17 min, 52 sec (4672 sec)
gpgpu_simulation_rate = 15440 (inst/sec)
gpgpu_simulation_rate = 1684 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 1166461
gpu_sim_insn = 17757560
gpu_ipc =      15.2234
gpu_tot_sim_cycle = 9262169
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =       9.7056
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1974546
gpu_stall_icnt2sh    = 7249372
partiton_reqs_in_parallel = 24031115
partiton_reqs_in_parallel_total    = 103615677
partiton_level_parallism =      20.6017
partiton_level_parallism_total  =      13.7815
partiton_reqs_in_parallel_util = 24031115
partiton_reqs_in_parallel_util_total    = 103615677
gpu_sim_cycle_parition_util = 1164815
gpu_tot_sim_cycle_parition_util    = 4725171
partiton_level_parallism_util =      20.6308
partiton_level_parallism_util_total  =      21.6718
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     160.1135 GB/Sec
L2_BW_total  =      33.6102 GB/Sec
gpu_total_sim_rate=13249

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619476
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
4990, 5187, 4966, 4827, 5136, 4868, 5675, 5414, 5399, 5140, 4938, 5344, 5725, 5279, 5835, 4653, 4691, 4077, 4307, 5043, 4086, 4429, 4230, 4554, 4194, 4441, 4403, 4463, 4307, 4611, 4731, 4736, 4502, 3546, 4160, 4135, 4331, 3972, 4225, 3855, 3573, 4121, 4292, 3949, 3953, 4112, 3835, 4099, 4035, 3291, 3534, 3749, 3602, 3176, 3139, 3105, 3260, 3620, 3582, 3640, 3653, 3082, 3334, 3394, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 8617298
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8550007
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62405
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10665141	W0_Idle:120000788	W0_Scoreboard:188725341	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1523 
maxdqlatency = 0 
maxmflatency = 283243 
averagemflatency = 2400 
max_icnt2mem_latency = 282966 
max_icnt2sh_latency = 9262131 
mrq_lat_table:104522 	2782 	3484 	24899 	12879 	10180 	13914 	19017 	20363 	6489 	373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2599095 	583843 	29765 	10863 	2235 	1415 	6858 	7768 	1252 	14369 	25669 	1045 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	741480 	208224 	1104514 	504102 	314987 	319124 	24431 	4572 	2688 	1896 	1447 	6924 	7641 	1228 	14389 	25689 	1002 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	620961 	539931 	943677 	129068 	12519 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	578217 	446588 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2155 	244 	73 	62 	52 	59 	58 	30 	32 	36 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        33        44        30        31        16        16        16        16        30        30        38        29        43        42        37        48 
dram[1]:        22        38        22        29        16        16        17        16        29        29        42        31        46        25        46        46 
dram[2]:        33        40        16        25        16        16        16        16        30        26        42        40        42        44        44        33 
dram[3]:        38        35        23        29        17        16        16        16        31        26        42        26        22        43        46        38 
dram[4]:        43        24        25        21        16        16        16        16        28        29        38        29        45        47        39        46 
dram[5]:        45        45        34        20        16        16        16        16        30        29        46        45        46        43        19        41 
dram[6]:        44        42        25        30        16        16        17        16        29        29        31        43        27        45        44        24 
dram[7]:        41        44        17        16        16        16        16        16        30        28        41        44        39        43        27        42 
dram[8]:        33        33        16        16        16        16        17        16        30        30        40        42       101        45        27        24 
dram[9]:        48        31        19        29        16        16        16        16        32        31        30        45        33        47        16        33 
dram[10]:        33        32        20        27        17        16        16        16        33        32        22        45        46        34        46        42 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    231709    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    235616    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    236925    235127    266664    274128    233880    275627    255225    313083    237673    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    236961    265520    238576    526695    349571    362685    289887    446124    381675    233921    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    231872 
dram[6]:    235526    307636    354062    359713    284712    329934    301590    235059    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    234493    235552    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    236678    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    235937    234588    273559    335491    471074    291452    236602    516484    496384    236118    503333    279837    496868    493711    267311 
dram[10]:    443420    235421    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.551181  2.689507  2.742857  2.967500  2.589744  2.600000  2.654185  2.637168  2.679545  2.713626  2.562500  2.603564  2.747433  2.805668  2.554731  2.754319 
dram[1]:  2.586345  2.714602  2.700696  2.887255  2.603896  2.644495  2.575221  2.517454  2.578288  2.563636  2.695035  2.679634  2.753880  2.843683  2.712274  2.700787 
dram[2]:  2.640592  2.651163  2.585973  2.841849  2.495781  2.546748  2.539130  2.484252  2.610245  2.640798  2.597727  2.472505  2.698545  2.647280  2.733888  2.833333 
dram[3]:  2.729032  2.806147  2.800948  2.716553  2.591195  2.494888  2.602198  2.748889  2.550102  2.548035  2.542510  2.715204  2.643545  2.615385  2.664740  2.640301 
dram[4]:  2.666667  2.812641  2.810811  2.694989  2.529915  2.443564  2.562092  2.513238  2.523207  2.598234  2.457661  2.705882  2.714286  2.835853  2.676357  2.734615 
dram[5]:  2.663020  2.721739  2.795620  2.723831  2.607219  2.583148  2.675799  2.508946  2.596708  2.659722  2.552339  2.600423  2.663306  2.640000  2.652336  2.714829 
dram[6]:  2.727079  2.654886  2.672996  2.697778  2.635135  2.589520  2.581633  2.723077  2.579957  2.580786  2.612335  2.557692  2.715768  2.955850  2.621469  2.635359 
dram[7]:  2.526427  2.632568  2.696703  2.700000  2.616408  2.552083  2.494048  2.570526  2.546777  2.540084  2.496829  2.616558  2.736196  2.776397  2.615942  2.651072 
dram[8]:  2.686099  2.737288  2.716937  2.799523  2.613044  2.504329  2.737931  2.598291  2.591304  2.590200  2.574837  2.611738  3.095142  2.789256  2.650284  2.831533 
dram[9]:  2.763274  2.823661  2.688372  2.769423  2.548596  2.542670  2.645161  2.647577  2.695853  2.543710  2.580357  2.638051  2.683071  2.603516  2.748503  2.762000 
dram[10]:  2.738149  2.711497  2.816867  2.676605  2.561135  2.673563  2.601322  2.759912  2.542373  2.535865  2.736842  2.497817  2.776119  2.633858  2.677800  2.741870 
average row locality = 218902/82475 = 2.654162
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       933       918       860       890       897       943       903       891       859       864       848       854       965       986       977      1016 
dram[1]:       936       926       868       881       906       884       869       902       891       892       842       868       899       944       973       985 
dram[2]:       933       915       865       888       900       926       887       930       853       873       852       885       927       990       962      1006 
dram[3]:       942       893       898       884       922       900       884       904       888       853       900       901       968       966       981       988 
dram[4]:       942       918       869       914       887       916       874       898       861       860       880       872       945       937       989      1004 
dram[5]:       911       921       871       901       911       882       888       922       899       836       841       883       944       954      1001      1021 
dram[6]:       950       956       922       896       875       882       933       929       869       864       883       879       949       964       983      1008 
dram[7]:       889       925       911       860       906       924       917       906       878       876       867       873       957       959      1026       972 
dram[8]:       903       951       884       890       902       876       881       910       877       861       874       841       957       962      1002       961 
dram[9]:       923       930       861       831       887       892       912       900       841       864       857       839       967       950       995       981 
dram[10]:       909       923       875       886       891       884       897       925       857       880       850       836       932       952       969       975 
total reads: 160277
bank skew: 1026/831 = 1.23
chip skew: 14742/14430 = 1.02
number of total write accesses:
dram[0]:       363       338       292       297       315       331       302       301       320       311       300       315       373       400       400       419 
dram[1]:       352       301       296       297       297       269       295       324       344       377       298       303       343       384       375       387 
dram[2]:       316       339       278       280       283       327       281       332       319       318       291       329       371       421       353       405 
dram[3]:       327       294       284       314       314       320       300       333       359       314       356       367       404       394       402       414 
dram[4]:       338       328       275       323       297       318       302       336       335       317       339       324       385       376       392       418 
dram[5]:       306       331       278       322       317       283       284       340       363       313       305       347       377       366       418       407 
dram[6]:       329       321       345       318       295       304       332       310       341       318       303       318       360       375       409       423 
dram[7]:       306       336       316       274       274       301       340       315       347       328       314       328       381       382       418       388 
dram[8]:       295       341       287       283       300       281       310       306       315       302       313       316       572       388       400       350 
dram[9]:       326       335       295       274       293       270       318       302       329       329       299       298       396       383       382       400 
dram[10]:       304       327       294       281       282       279       284       328       343       322       294       308       370       386       394       374 
total reads: 58625
bank skew: 572/269 = 2.13
chip skew: 5496/5170 = 1.06
average mf latency per bank:
dram[0]:      37540     37623     39238     40149     37943     35597     37966     40161     36935     37250     34539     35089     34304     32407     31301     32509
dram[1]:      36532     40087     37426     37689     37230     39738     37779     35838     36574     32556     36717     35350     34740     33026     32549     32939
dram[2]:      38540     37334     39330     38426     40280     37363     39367     36704     35865     36161     34735     33133     33322     32036     34652     33220
dram[3]:      38388     38535     41039     37038     34959     37703     36271     36164     34892     35687     32206     31799     31063     33118     31329     32024
dram[4]:      38888     38293     39873     37488     39397     37335     38792     35263     37611     35242     32600     34590     33747     32309     33329     30947
dram[5]:      40090     38490     39967     37658     34680     37376     38270     36985     34795     36653     35027     34276     32863     34860     30899     30784
dram[6]:      36416     38694     35386     39281     38638     37809     35450     39171     36674     35487     34921     35374     33770     33698     32713     31112
dram[7]:      37992     35837     39454     40211     38344     37879     33979     39216     34737     34492     35113     34191     33528     33225     31161     31745
dram[8]:      39714     39038     38666     42256     38843     40148     36599     40077     35175     37484     34699     34591     32585     34763     32907     33481
dram[9]:      39152     37789     40481     40104     39003     39045     36770     39481     35682     37005     35480     33834     31499     33052     32263     32513
dram[10]:      39737     40218     40755     40868     39518     38421     40200     37236     34747     37821     36497     34059     34444     31836     33147     33060
maximum mf latency per bank:
dram[0]:     266508    266539    266920    266907    261763    264770    270762    270772    266408    275007    281909    280648    282255    282231    265148    265297
dram[1]:     266508    266508    265938    266949    261900    264876    270761    270764    266356    274753    280502    280469    282282    280216    265070    265360
dram[2]:     266509    266581    266837    268280    264903    264906    274831    270801    266391    266435    280493    280627    280196    280259    265393    265387
dram[3]:     266569    266555    268333    268186    264839    264913    270901    266638    266354    269157    280484    280674    282069    282085    265327    265381
dram[4]:     266631    266598    262811    266993    262146    262182    268161    268122    269203    269139    280755    280771    282091    282201    265338    265326
dram[5]:     266607    266287    266995    266889    262138    262192    268173    274808    269213    269158    281699    281735    282236    282266    265391    265437
dram[6]:     266289    267818    266909    266782    261925    264865    268159    274996    274740    267877    281911    281735    283040    283243    265346    265388
dram[7]:     265014    267796    266912    266885    274991    264911    266296    267995    269234    269251    280853    280974    282999    280273    265274    265300
dram[8]:     267586    267535    266021    265902    264873    264882    268099    268080    269422    269609    280936    281813    280768    280755    265237    265392
dram[9]:     266585    266597    262926    263048    262173    262263    268107    268127    269178    269261    281923    281873    280757    282233    265212    264936
dram[10]:     266637    266507    263004    265847    262173    262196    268170    268133    269219    269129    281916    281864    282275    282245    264909    264815
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940337 n_nop=10854271 n_act=7471 n_pre=7455 n_req=19981 n_rd=58416 n_write=12724 bw_util=0.01301
n_activity=305836 dram_eff=0.4652
bk0: 3732a 10872114i bk1: 3672a 10875899i bk2: 3440a 10881046i bk3: 3560a 10874801i bk4: 3588a 10876556i bk5: 3772a 10872105i bk6: 3612a 10878029i bk7: 3564a 10878249i bk8: 3436a 10876853i bk9: 3456a 10876588i bk10: 3392a 10881101i bk11: 3416a 10880157i bk12: 3860a 10872696i bk13: 3944a 10869049i bk14: 3908a 10872660i bk15: 4064a 10866569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940337 n_nop=10855362 n_act=7383 n_pre=7367 n_req=19708 n_rd=57864 n_write=12361 bw_util=0.01284
n_activity=302555 dram_eff=0.4642
bk0: 3744a 10877462i bk1: 3704a 10876812i bk2: 3472a 10880430i bk3: 3524a 10879758i bk4: 3624a 10875539i bk5: 3536a 10880620i bk6: 3476a 10882206i bk7: 3608a 10874775i bk8: 3564a 10874936i bk9: 3568a 10872592i bk10: 3368a 10882820i bk11: 3472a 10881190i bk12: 3596a 10881509i bk13: 3776a 10872892i bk14: 3892a 10873761i bk15: 3940a 10871505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26739
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940337 n_nop=10854479 n_act=7557 n_pre=7541 n_req=19835 n_rd=58368 n_write=12392 bw_util=0.01294
n_activity=304240 dram_eff=0.4652
bk0: 3732a 10872386i bk1: 3660a 10877846i bk2: 3460a 10880849i bk3: 3552a 10881092i bk4: 3600a 10876546i bk5: 3704a 10870931i bk6: 3548a 10880320i bk7: 3720a 10876106i bk8: 3412a 10876344i bk9: 3492a 10878126i bk10: 3408a 10881683i bk11: 3540a 10874898i bk12: 3708a 10875723i bk13: 3960a 10866957i bk14: 3848a 10873426i bk15: 4024a 10867640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940337 n_nop=10853452 n_act=7619 n_pre=7603 n_req=20168 n_rd=58688 n_write=12975 bw_util=0.0131
n_activity=311591 dram_eff=0.46
bk0: 3768a 10879153i bk1: 3572a 10877502i bk2: 3592a 10878426i bk3: 3536a 10880724i bk4: 3688a 10875293i bk5: 3600a 10877322i bk6: 3536a 10877598i bk7: 3616a 10873671i bk8: 3552a 10874453i bk9: 3412a 10876054i bk10: 3600a 10875533i bk11: 3604a 10876825i bk12: 3872a 10874208i bk13: 3864a 10872531i bk14: 3924a 10870097i bk15: 3952a 10870295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940337 n_nop=10854206 n_act=7566 n_pre=7550 n_req=19969 n_rd=58264 n_write=12751 bw_util=0.01298
n_activity=307693 dram_eff=0.4616
bk0: 3768a 10877996i bk1: 3672a 10876544i bk2: 3476a 10883656i bk3: 3656a 10876563i bk4: 3548a 10877700i bk5: 3664a 10874566i bk6: 3496a 10881048i bk7: 3592a 10872679i bk8: 3444a 10874018i bk9: 3440a 10877517i bk10: 3520a 10880642i bk11: 3488a 10879132i bk12: 3780a 10875233i bk13: 3748a 10874842i bk14: 3956a 10872205i bk15: 4016a 10870285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283625
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940337 n_nop=10854297 n_act=7537 n_pre=7521 n_req=19943 n_rd=58344 n_write=12638 bw_util=0.01298
n_activity=309933 dram_eff=0.458
bk0: 3644a 10878517i bk1: 3684a 10878225i bk2: 3484a 10883272i bk3: 3604a 10877015i bk4: 3644a 10879634i bk5: 3528a 10881537i bk6: 3552a 10882384i bk7: 3688a 10878500i bk8: 3596a 10874573i bk9: 3344a 10880744i bk10: 3364a 10881556i bk11: 3532a 10879717i bk12: 3776a 10876399i bk13: 3816a 10874898i bk14: 4004a 10872238i bk15: 4084a 10870007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.26824
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940337 n_nop=10853455 n_act=7579 n_pre=7563 n_req=20143 n_rd=58968 n_write=12772 bw_util=0.01311
n_activity=310983 dram_eff=0.4614
bk0: 3800a 10875567i bk1: 3824a 10875316i bk2: 3688a 10874040i bk3: 3584a 10875209i bk4: 3500a 10877866i bk5: 3528a 10878212i bk6: 3732a 10876759i bk7: 3716a 10879648i bk8: 3476a 10874713i bk9: 3456a 10877249i bk10: 3532a 10881499i bk11: 3516a 10880929i bk12: 3796a 10871986i bk13: 3856a 10875030i bk14: 3932a 10869130i bk15: 4032a 10869952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278495
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940337 n_nop=10853785 n_act=7661 n_pre=7645 n_req=19994 n_rd=58584 n_write=12662 bw_util=0.01302
n_activity=309375 dram_eff=0.4606
bk0: 3556a 10878487i bk1: 3700a 10880319i bk2: 3644a 10878341i bk3: 3440a 10878717i bk4: 3624a 10880922i bk5: 3696a 10876780i bk6: 3668a 10875704i bk7: 3624a 10879419i bk8: 3512a 10876571i bk9: 3504a 10877037i bk10: 3468a 10878846i bk11: 3492a 10877133i bk12: 3828a 10872000i bk13: 3836a 10871335i bk14: 4104a 10869599i bk15: 3888a 10872624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.274101
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940337 n_nop=10855049 n_act=7376 n_pre=7360 n_req=19891 n_rd=58128 n_write=12424 bw_util=0.0129
n_activity=303250 dram_eff=0.4653
bk0: 3612a 10879265i bk1: 3804a 10874961i bk2: 3536a 10876427i bk3: 3560a 10879313i bk4: 3608a 10877681i bk5: 3504a 10878608i bk6: 3524a 10877775i bk7: 3640a 10878618i bk8: 3508a 10877846i bk9: 3444a 10878746i bk10: 3496a 10880217i bk11: 3364a 10877247i bk12: 3828a 10876342i bk13: 3848a 10873804i bk14: 4008a 10873853i bk15: 3844a 10871969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.277918
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940337 n_nop=10855576 n_act=7371 n_pre=7355 n_req=19659 n_rd=57720 n_write=12315 bw_util=0.0128
n_activity=305054 dram_eff=0.4592
bk0: 3692a 10879583i bk1: 3720a 10878027i bk2: 3444a 10880378i bk3: 3324a 10881808i bk4: 3548a 10878350i bk5: 3568a 10882223i bk6: 3648a 10877038i bk7: 3600a 10879499i bk8: 3364a 10875839i bk9: 3456a 10878096i bk10: 3428a 10883634i bk11: 3356a 10882747i bk12: 3868a 10876999i bk13: 3800a 10874460i bk14: 3980a 10872710i bk15: 3924a 10872749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27437
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10940337 n_nop=10855689 n_act=7356 n_pre=7340 n_req=19611 n_rd=57764 n_write=12188 bw_util=0.01279
n_activity=303488 dram_eff=0.461
bk0: 3636a 10878385i bk1: 3692a 10876793i bk2: 3500a 10879390i bk3: 3544a 10881087i bk4: 3564a 10877905i bk5: 3536a 10876322i bk6: 3588a 10879723i bk7: 3700a 10874620i bk8: 3428a 10873419i bk9: 3520a 10875358i bk10: 3400a 10880401i bk11: 3344a 10877598i bk12: 3728a 10874125i bk13: 3808a 10872383i bk14: 3876a 10874234i bk15: 3900a 10872380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275784

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7242, Miss_rate = 0.049, Pending_hits = 1349, Reservation_fails = 4
L2_cache_bank[1]: Access = 148856, Miss = 7362, Miss_rate = 0.049, Pending_hits = 1379, Reservation_fails = 5
L2_cache_bank[2]: Access = 147823, Miss = 7184, Miss_rate = 0.049, Pending_hits = 1305, Reservation_fails = 13
L2_cache_bank[3]: Access = 148284, Miss = 7282, Miss_rate = 0.049, Pending_hits = 1357, Reservation_fails = 5
L2_cache_bank[4]: Access = 147672, Miss = 7179, Miss_rate = 0.049, Pending_hits = 1329, Reservation_fails = 1
L2_cache_bank[5]: Access = 148430, Miss = 7413, Miss_rate = 0.050, Pending_hits = 1321, Reservation_fails = 6
L2_cache_bank[6]: Access = 149351, Miss = 7383, Miss_rate = 0.049, Pending_hits = 1342, Reservation_fails = 9
L2_cache_bank[7]: Access = 148038, Miss = 7289, Miss_rate = 0.049, Pending_hits = 1347, Reservation_fails = 13
L2_cache_bank[8]: Access = 148602, Miss = 7247, Miss_rate = 0.049, Pending_hits = 1379, Reservation_fails = 6
L2_cache_bank[9]: Access = 148850, Miss = 7319, Miss_rate = 0.049, Pending_hits = 1375, Reservation_fails = 11
L2_cache_bank[10]: Access = 148576, Miss = 7266, Miss_rate = 0.049, Pending_hits = 1320, Reservation_fails = 6
L2_cache_bank[11]: Access = 148852, Miss = 7320, Miss_rate = 0.049, Pending_hits = 1404, Reservation_fails = 3
L2_cache_bank[12]: Access = 148563, Miss = 7364, Miss_rate = 0.050, Pending_hits = 1352, Reservation_fails = 7
L2_cache_bank[13]: Access = 149723, Miss = 7378, Miss_rate = 0.049, Pending_hits = 1370, Reservation_fails = 11
L2_cache_bank[14]: Access = 148753, Miss = 7351, Miss_rate = 0.049, Pending_hits = 1346, Reservation_fails = 4
L2_cache_bank[15]: Access = 148540, Miss = 7295, Miss_rate = 0.049, Pending_hits = 1337, Reservation_fails = 7
L2_cache_bank[16]: Access = 169949, Miss = 7280, Miss_rate = 0.043, Pending_hits = 1498, Reservation_fails = 3
L2_cache_bank[17]: Access = 148545, Miss = 7252, Miss_rate = 0.049, Pending_hits = 1325, Reservation_fails = 4
L2_cache_bank[18]: Access = 147151, Miss = 7243, Miss_rate = 0.049, Pending_hits = 1312, Reservation_fails = 11
L2_cache_bank[19]: Access = 147135, Miss = 7187, Miss_rate = 0.049, Pending_hits = 1289, Reservation_fails = 6
L2_cache_bank[20]: Access = 147085, Miss = 7180, Miss_rate = 0.049, Pending_hits = 1346, Reservation_fails = 7
L2_cache_bank[21]: Access = 148069, Miss = 7261, Miss_rate = 0.049, Pending_hits = 1326, Reservation_fails = 6
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 160277
L2_total_cache_miss_rate = 0.0488
L2_total_cache_pending_hits = 29708
L2_total_cache_reservation_fails = 148
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27171
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130554
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1005525
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 147
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.5541
	minimum = 6
	maximum = 2080
Network latency average = 35.8955
	minimum = 6
	maximum = 1351
Slowest packet = 2637308
Flit latency average = 29.7334
	minimum = 6
	maximum = 1351
Slowest flit = 4633071
Fragmentation average = 0.0685669
	minimum = 0
	maximum = 795
Injected packet rate average = 0.033785
	minimum = 0.0272731 (at node 23)
	maximum = 0.0386597 (at node 45)
Accepted packet rate average = 0.033785
	minimum = 0.0272731 (at node 23)
	maximum = 0.0386597 (at node 45)
Injected flit rate average = 0.060276
	minimum = 0.0356223 (at node 23)
	maximum = 0.0877433 (at node 45)
Accepted flit rate average= 0.060276
	minimum = 0.0496657 (at node 46)
	maximum = 0.0723304 (at node 13)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.2861 (15 samples)
	minimum = 6 (15 samples)
	maximum = 402.667 (15 samples)
Network latency average = 18.5746 (15 samples)
	minimum = 6 (15 samples)
	maximum = 299.533 (15 samples)
Flit latency average = 19.2164 (15 samples)
	minimum = 6 (15 samples)
	maximum = 298.867 (15 samples)
Fragmentation average = 0.00699162 (15 samples)
	minimum = 0 (15 samples)
	maximum = 88.6 (15 samples)
Injected packet rate average = 0.0281241 (15 samples)
	minimum = 0.022865 (15 samples)
	maximum = 0.0910088 (15 samples)
Accepted packet rate average = 0.0281241 (15 samples)
	minimum = 0.022865 (15 samples)
	maximum = 0.0910088 (15 samples)
Injected flit rate average = 0.0430677 (15 samples)
	minimum = 0.0288181 (15 samples)
	maximum = 0.113424 (15 samples)
Accepted flit rate average = 0.0430677 (15 samples)
	minimum = 0.0320822 (15 samples)
	maximum = 0.168241 (15 samples)
Injected packet size average = 1.53135 (15 samples)
Accepted packet size average = 1.53135 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 53 min, 5 sec (6785 sec)
gpgpu_simulation_rate = 13249 (inst/sec)
gpgpu_simulation_rate = 1365 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15165
gpu_sim_insn = 5617924
gpu_ipc =     370.4533
gpu_tot_sim_cycle = 9499484
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =      10.0545
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1974686
gpu_stall_icnt2sh    = 7249568
partiton_reqs_in_parallel = 333490
partiton_reqs_in_parallel_total    = 127646792
partiton_level_parallism =      21.9908
partiton_level_parallism_total  =      13.4723
partiton_reqs_in_parallel_util = 333490
partiton_reqs_in_parallel_util_total    = 127646792
gpu_sim_cycle_parition_util = 15165
gpu_tot_sim_cycle_parition_util    = 5889986
partiton_level_parallism_util =      21.9908
partiton_level_parallism_util_total  =      21.6727
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     255.3512 GB/Sec
L2_BW_total  =      33.1782 GB/Sec
gpu_total_sim_rate=13957

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5170, 5367, 5146, 5007, 5316, 5048, 5855, 5594, 5579, 5320, 5118, 5524, 5905, 5459, 6015, 4833, 4835, 4221, 4451, 5187, 4230, 4573, 4374, 4698, 4338, 4585, 4547, 4607, 4451, 4755, 4875, 4880, 4646, 3690, 4304, 4279, 4475, 4116, 4369, 3999, 3717, 4265, 4436, 4093, 4097, 4256, 3979, 4243, 4179, 3435, 3678, 3893, 3746, 3320, 3283, 3249, 3404, 3764, 3726, 3784, 3797, 3226, 3478, 3538, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 8923918
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8856518
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 62514
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11181230	W0_Idle:120075413	W0_Scoreboard:188785405	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1523 
maxdqlatency = 0 
maxmflatency = 283243 
averagemflatency = 2374 
max_icnt2mem_latency = 282966 
max_icnt2sh_latency = 9499483 
mrq_lat_table:108185 	2850 	3713 	25761 	13187 	10293 	14127 	19179 	20373 	6489 	373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2633039 	590716 	29789 	10877 	2235 	1415 	6858 	7768 	1252 	14369 	25669 	1045 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	745159 	209527 	1105808 	512023 	337454 	323110 	24620 	4576 	2700 	1896 	1447 	6924 	7641 	1228 	14389 	25689 	1002 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	628393 	540658 	943689 	129068 	12519 	391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	578217 	479272 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2185 	245 	73 	62 	52 	59 	58 	30 	32 	36 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        33        44        30        31        16        16        16        16        30        30        39        29        43        42        43        48 
dram[1]:        22        38        27        30        16        16        17        16        29        29        42        31        46        25        46        46 
dram[2]:        33        40        16        25        16        16        16        16        30        26        42        40        42        44        44        33 
dram[3]:        38        35        23        29        17        16        16        16        31        26        42        26        22        43        46        38 
dram[4]:        43        24        25        21        16        16        16        16        28        29        45        29        45        47        39        46 
dram[5]:        45        45        34        23        16        16        16        16        30        29        46        45        46        43        19        41 
dram[6]:        44        42        25        30        16        16        17        16        29        29        32        43        27        45        44        24 
dram[7]:        41        44        17        16        16        16        16        16        30        28        41        44        39        43        27        42 
dram[8]:        33        33        16        16        16        16        17        16        30        30        40        44       101        45        34        24 
dram[9]:        48        31        19        29        16        16        16        16        33        31        30        45        33        47        30        33 
dram[10]:        33        32        28        27        17        16        16        16        33        32        29        46        46        34        46        42 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    231709    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    235616    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    236925    235127    266664    274128    233880    275627    255225    313083    237673    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    236961    265520    238576    526695    349571    362685    289887    446124    381675    233921    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    231872 
dram[6]:    235526    307636    354062    359713    284712    329934    301590    235059    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    234493    235552    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    236678    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    235937    234588    273559    335491    471074    291452    236602    516484    496384    236118    503333    279837    496868    493711    267311 
dram[10]:    443420    235421    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.636542  2.784188  2.827830  3.064516  2.589744  2.600000  2.654185  2.633554  2.741497  2.772414  2.640000  2.688053  2.840164  2.884849  2.626617  2.831418 
dram[1]:  2.669339  2.807947  2.790805  2.978102  2.603896  2.640732  2.575221  2.517454  2.635417  2.618952  2.785377  2.769406  2.836283  2.931624  2.791165  2.772994 
dram[2]:  2.718488  2.724790  2.681715  2.932367  2.492632  2.546748  2.539130  2.484252  2.671111  2.699115  2.691610  2.552845  2.772727  2.728464  2.811984  2.915832 
dram[3]:  2.811563  2.908019  2.903073  2.812217  2.581250  2.494888  2.598684  2.745011  2.602851  2.605664  2.626263  2.801282  2.725000  2.682600  2.748077  2.707090 
dram[4]:  2.750520  2.905618  2.919118  2.786957  2.526652  2.443564  2.562092  2.513238  2.581053  2.658590  2.540161  2.784270  2.800407  2.912017  2.758220  2.815739 
dram[5]:  2.753275  2.813449  2.893204  2.811947  2.607219  2.583148  2.675799  2.505952  2.648262  2.710345  2.648889  2.666667  2.742455  2.724551  2.729478  2.779661 
dram[6]:  2.799154  2.734440  2.754717  2.787140  2.637387  2.589520  2.578411  2.719298  2.636170  2.640523  2.689956  2.628450  2.799172  3.039648  2.692884  2.709559 
dram[7]:  2.603375  2.705394  2.771930  2.788599  2.616408  2.552083  2.494048  2.570526  2.603734  2.597895  2.578059  2.701299  2.810204  2.861570  2.682883  2.727627 
dram[8]:  2.774049  2.820296  2.803241  2.862884  2.613044  2.504329  2.737931  2.598291  2.641469  2.651111  2.658009  2.701124  3.338710  2.866530  2.719925  2.918103 
dram[9]:  2.837363  2.917595  2.774942  2.856079  2.545259  2.542670  2.647312  2.647577  2.761468  2.608511  2.672606  2.743056  2.760314  2.677670  2.823413  2.846307 
dram[10]:  2.835586  2.805195  2.897129  2.771167  2.563319  2.673563  2.597802  2.759912  2.606765  2.600000  2.821853  2.589130  2.853814  2.715128  2.756863  2.827586 
average row locality = 224530/82721 = 2.714305
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       949       934       876       906       897       943       903       891       869       874       864       870       981      1002       993      1032 
dram[1]:       952       942       884       897       906       884       869       902       901       902       858       884       915       960       989      1001 
dram[2]:       949       931       881       904       900       926       887       930       863       883       868       901       943      1006       978      1022 
dram[3]:       958       909       914       900       922       900       884       904       898       863       916       917       984       982       997      1004 
dram[4]:       958       934       885       930       887       916       874       898       871       870       896       888       961       953      1005      1020 
dram[5]:       927       937       887       917       911       882       888       922       909       846       857       899       960       970      1017      1037 
dram[6]:       966       972       938       912       875       882       933       929       879       874       899       895       965       980       999      1024 
dram[7]:       905       941       926       875       906       924       917       906       888       886       883       889       973       975      1042       988 
dram[8]:       919       967       899       905       902       876       881       910       887       871       890       857       974       978      1018       977 
dram[9]:       939       946       876       846       887       892       912       900       852       875       873       855       983       966      1011       997 
dram[10]:       925       939       890       901       891       884       897       925       868       891       866       852       948       968       985       991 
total reads: 162254
bank skew: 1042/846 = 1.23
chip skew: 14922/14610 = 1.02
number of total write accesses:
dram[0]:       393       369       323       329       315       331       302       302       340       332       324       345       405       426       428       446 
dram[1]:       380       330       330       327       297       270       295       324       364       397       323       329       367       412       401       416 
dram[2]:       345       366       307       310       284       327       281       332       339       337       319       355       399       451       383       433 
dram[3]:       355       324       314       343       317       320       301       334       380       333       384       394       433       421       432       447 
dram[4]:       365       359       306       352       298       318       302       336       355       337       369       351       414       404       421       447 
dram[5]:       334       360       305       354       317       283       284       341       386       333       335       373       403       395       446       439 
dram[6]:       358       346       376       345       296       304       333       311       360       338       333       343       387       400       439       450 
dram[7]:       329       363       338       299       274       301       340       315       367       348       339       359       404       410       447       414 
dram[8]:       321       367       312       306       300       281       310       306       336       322       338       345       682       418       429       377 
dram[9]:       352       364       320       305       294       270       319       302       352       351       327       330       422       413       412       429 
dram[10]:       334       357       321       310       283       279       285       328       365       344       322       339       399       414       421       403 
total reads: 62276
bank skew: 682/270 = 2.53
chip skew: 5832/5504 = 1.06
average mf latency per bank:
dram[0]:      36275     36289     37723     38611     37971     35622     37996     40159     36058     36332     33418     33802     33145     31481     30362     31592
dram[1]:      35347     38691     35907     36295     37258     39732     37810     35868     35744     31841     35484     34168     33687     31996     31597     31924
dram[2]:      37222     36119     37864     36994     40274     37389     39398     36733     35009     35339     33490     32065     32260     31053     33510     32243
dram[3]:      37124     37121     39525     35719     34901     37730     36271     36164     34083     34863     31155     30794     30105     32132     30349     30970
dram[4]:      37646     36924     38323     36194     39391     37361     38824     35293     36730     34407     31455     33430     32672     31292     32306     30025
dram[5]:      38715     37177     38548     36258     34707     37405     38302     36986     33946     35761     33718     33183     31880     33740     29998     29810
dram[6]:      35201     37513     34142     37960     38633     37836     35451     39169     35855     34651     33660     34246     32728     32727     31695     30233
dram[7]:      36815     34678     38322     38864     38373     37906     34011     39248     33949     33695     33981     32946     32610     32201     30248     30824
dram[8]:      38399     37835     37416     40955     38876     40180     36637     40112     34332     36589     33591     33345     31255     33652     31918     32450
dram[9]:      37902     36515     39151     38527     38998     39074     36772     39515     34719     36052     34224     32507     30587     31980     31249     31515
dram[10]:      38310     38814     39366     39408     39515     38451     40199     37265     33860     36851     35189     32756     33323     30852     32161     32021
maximum mf latency per bank:
dram[0]:     266508    266539    266920    266907    261763    264770    270762    270772    266408    275007    281909    280648    282255    282231    265148    265297
dram[1]:     266508    266508    265938    266949    261900    264876    270761    270764    266356    274753    280502    280469    282282    280216    265070    265360
dram[2]:     266509    266581    266837    268280    264903    264906    274831    270801    266391    266435    280493    280627    280196    280259    265393    265387
dram[3]:     266569    266555    268333    268186    264839    264913    270901    266638    266354    269157    280484    280674    282069    282085    265327    265381
dram[4]:     266631    266598    262811    266993    262146    262182    268161    268122    269203    269139    280755    280771    282091    282201    265338    265326
dram[5]:     266607    266287    266995    266889    262138    262192    268173    274808    269213    269158    281699    281735    282236    282266    265391    265437
dram[6]:     266289    267818    266909    266782    261925    264865    268159    274996    274740    267877    281911    281735    283040    283243    265346    265388
dram[7]:     265014    267796    266912    266885    274991    264911    266296    267995    269234    269251    280853    280974    282999    280273    265274    265300
dram[8]:     267586    267535    266021    265902    264873    264882    268099    268080    269422    269609    280936    281813    280768    280755    265237    265392
dram[9]:     266585    266597    262926    263048    262173    262263    268107    268127    269178    269261    281923    281873    280757    282233    265212    264936
dram[10]:     266637    266507    263004    265847    262173    262196    268170    268133    269219    269129    281916    281864    282275    282245    264909    264815
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10968495 n_nop=10881306 n_act=7494 n_pre=7478 n_req=20494 n_rd=59136 n_write=13081 bw_util=0.01317
n_activity=312082 dram_eff=0.4628
bk0: 3796a 10899810i bk1: 3736a 10903557i bk2: 3504a 10908676i bk3: 3624a 10902421i bk4: 3588a 10904711i bk5: 3772a 10900262i bk6: 3612a 10906187i bk7: 3564a 10906374i bk8: 3476a 10904583i bk9: 3496a 10904269i bk10: 3456a 10908765i bk11: 3480a 10907787i bk12: 3924a 10900370i bk13: 4008a 10896744i bk14: 3972a 10900296i bk15: 4128a 10894256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281258
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10968495 n_nop=10882425 n_act=7403 n_pre=7387 n_req=20208 n_rd=58584 n_write=12696 bw_util=0.013
n_activity=308516 dram_eff=0.4621
bk0: 3808a 10905119i bk1: 3768a 10904465i bk2: 3536a 10908062i bk3: 3588a 10907372i bk4: 3624a 10903691i bk5: 3536a 10908738i bk6: 3476a 10910358i bk7: 3608a 10902929i bk8: 3604a 10902669i bk9: 3608a 10900271i bk10: 3432a 10910482i bk11: 3536a 10908837i bk12: 3660a 10909297i bk13: 3840a 10900606i bk14: 3956a 10901479i bk15: 4004a 10899147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267739
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10968495 n_nop=10881528 n_act=7580 n_pre=7564 n_req=20340 n_rd=59088 n_write=12735 bw_util=0.0131
n_activity=310360 dram_eff=0.4628
bk0: 3796a 10900017i bk1: 3724a 10905494i bk2: 3524a 10908502i bk3: 3616a 10908718i bk4: 3600a 10904658i bk5: 3704a 10899082i bk6: 3548a 10908472i bk7: 3720a 10904262i bk8: 3452a 10904063i bk9: 3532a 10905820i bk10: 3472a 10909350i bk11: 3604a 10902583i bk12: 3772a 10903394i bk13: 4024a 10894654i bk14: 3912a 10901069i bk15: 4088a 10895308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276037
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10968495 n_nop=10880471 n_act=7644 n_pre=7628 n_req=20684 n_rd=59408 n_write=13344 bw_util=0.01327
n_activity=317635 dram_eff=0.4581
bk0: 3832a 10906788i bk1: 3636a 10905186i bk2: 3656a 10906123i bk3: 3600a 10908445i bk4: 3688a 10903335i bk5: 3600a 10905477i bk6: 3536a 10905720i bk7: 3616a 10901785i bk8: 3592a 10902129i bk9: 3452a 10903722i bk10: 3664a 10903119i bk11: 3668a 10904452i bk12: 3936a 10901873i bk13: 3928a 10900103i bk14: 3988a 10897777i bk15: 4016a 10897812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.28244
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10968495 n_nop=10881260 n_act=7585 n_pre=7569 n_req=20480 n_rd=58984 n_write=13097 bw_util=0.01314
n_activity=313816 dram_eff=0.4594
bk0: 3832a 10905696i bk1: 3736a 10904232i bk2: 3540a 10911396i bk3: 3720a 10904257i bk4: 3548a 10905826i bk5: 3664a 10902719i bk6: 3496a 10909207i bk7: 3592a 10900839i bk8: 3484a 10901751i bk9: 3480a 10905210i bk10: 3584a 10908258i bk11: 3552a 10906812i bk12: 3844a 10902944i bk13: 3812a 10902505i bk14: 4020a 10899869i bk15: 4080a 10897911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283724
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10968495 n_nop=10881322 n_act=7563 n_pre=7547 n_req=20454 n_rd=59064 n_write=12999 bw_util=0.01314
n_activity=316172 dram_eff=0.4558
bk0: 3708a 10906201i bk1: 3748a 10905913i bk2: 3548a 10910940i bk3: 3668a 10904638i bk4: 3644a 10907787i bk5: 3528a 10909695i bk6: 3552a 10910544i bk7: 3688a 10906621i bk8: 3636a 10902221i bk9: 3384a 10908386i bk10: 3428a 10909204i bk11: 3596a 10907317i bk12: 3840a 10904093i bk13: 3880a 10902527i bk14: 4068a 10899921i bk15: 4148a 10897554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.268693
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10968495 n_nop=10880493 n_act=7605 n_pre=7589 n_req=20641 n_rd=59688 n_write=13120 bw_util=0.01328
n_activity=317016 dram_eff=0.4593
bk0: 3864a 10903181i bk1: 3888a 10903023i bk2: 3752a 10901648i bk3: 3648a 10902889i bk4: 3500a 10906012i bk5: 3528a 10906370i bk6: 3732a 10904881i bk7: 3716a 10907773i bk8: 3516a 10902449i bk9: 3496a 10904943i bk10: 3596a 10908998i bk11: 3580a 10908542i bk12: 3860a 10899665i bk13: 3920a 10902751i bk14: 3996a 10896677i bk15: 4096a 10897666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278694
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10968495 n_nop=10880884 n_act=7679 n_pre=7663 n_req=20471 n_rd=59296 n_write=12973 bw_util=0.01318
n_activity=315320 dram_eff=0.4584
bk0: 3620a 10906309i bk1: 3764a 10907989i bk2: 3704a 10906117i bk3: 3500a 10906455i bk4: 3624a 10909077i bk5: 3696a 10904937i bk6: 3668a 10903862i bk7: 3624a 10907578i bk8: 3552a 10904303i bk9: 3544a 10904775i bk10: 3532a 10906560i bk11: 3556a 10904771i bk12: 3892a 10899769i bk13: 3900a 10899065i bk14: 4168a 10897267i bk15: 3952a 10900343i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27443
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10968495 n_nop=10882033 n_act=7399 n_pre=7383 n_req=20461 n_rd=58844 n_write=12836 bw_util=0.01307
n_activity=309841 dram_eff=0.4627
bk0: 3676a 10907055i bk1: 3868a 10902670i bk2: 3596a 10904273i bk3: 3620a 10907013i bk4: 3608a 10905833i bk5: 3504a 10906764i bk6: 3524a 10905933i bk7: 3640a 10906777i bk8: 3548a 10905322i bk9: 3484a 10906308i bk10: 3560a 10908030i bk11: 3428a 10904940i bk12: 3896a 10903978i bk13: 3912a 10901464i bk14: 4072a 10901580i bk15: 3908a 10899693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278937
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10968495 n_nop=10882608 n_act=7394 n_pre=7378 n_req=20172 n_rd=58440 n_write=12675 bw_util=0.01297
n_activity=311262 dram_eff=0.4569
bk0: 3756a 10907311i bk1: 3784a 10905739i bk2: 3504a 10908134i bk3: 3384a 10909422i bk4: 3548a 10906469i bk5: 3568a 10910377i bk6: 3648a 10905186i bk7: 3600a 10907654i bk8: 3408a 10903477i bk9: 3500a 10905738i bk10: 3492a 10911306i bk11: 3420a 10910371i bk12: 3932a 10904730i bk13: 3864a 10902077i bk14: 4044a 10900326i bk15: 3988a 10900409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275083
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10968495 n_nop=10882735 n_act=7376 n_pre=7360 n_req=20125 n_rd=58484 n_write=12540 bw_util=0.01295
n_activity=309380 dram_eff=0.4591
bk0: 3700a 10906033i bk1: 3756a 10904439i bk2: 3560a 10907047i bk3: 3604a 10908760i bk4: 3564a 10906054i bk5: 3536a 10904480i bk6: 3588a 10907847i bk7: 3700a 10902779i bk8: 3472a 10901124i bk9: 3564a 10903001i bk10: 3464a 10907926i bk11: 3408a 10905103i bk12: 3792a 10901776i bk13: 3872a 10900107i bk14: 3940a 10901916i bk15: 3964a 10900016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7332, Miss_rate = 0.049, Pending_hits = 1420, Reservation_fails = 5
L2_cache_bank[1]: Access = 150344, Miss = 7452, Miss_rate = 0.050, Pending_hits = 1453, Reservation_fails = 5
L2_cache_bank[2]: Access = 149311, Miss = 7274, Miss_rate = 0.049, Pending_hits = 1370, Reservation_fails = 14
L2_cache_bank[3]: Access = 149772, Miss = 7372, Miss_rate = 0.049, Pending_hits = 1427, Reservation_fails = 5
L2_cache_bank[4]: Access = 149160, Miss = 7269, Miss_rate = 0.049, Pending_hits = 1400, Reservation_fails = 2
L2_cache_bank[5]: Access = 149918, Miss = 7503, Miss_rate = 0.050, Pending_hits = 1389, Reservation_fails = 6
L2_cache_bank[6]: Access = 150839, Miss = 7473, Miss_rate = 0.050, Pending_hits = 1416, Reservation_fails = 12
L2_cache_bank[7]: Access = 149526, Miss = 7379, Miss_rate = 0.049, Pending_hits = 1418, Reservation_fails = 14
L2_cache_bank[8]: Access = 150090, Miss = 7337, Miss_rate = 0.049, Pending_hits = 1454, Reservation_fails = 6
L2_cache_bank[9]: Access = 150338, Miss = 7409, Miss_rate = 0.049, Pending_hits = 1446, Reservation_fails = 11
L2_cache_bank[10]: Access = 150064, Miss = 7356, Miss_rate = 0.049, Pending_hits = 1389, Reservation_fails = 8
L2_cache_bank[11]: Access = 150340, Miss = 7410, Miss_rate = 0.049, Pending_hits = 1476, Reservation_fails = 3
L2_cache_bank[12]: Access = 150051, Miss = 7454, Miss_rate = 0.050, Pending_hits = 1422, Reservation_fails = 11
L2_cache_bank[13]: Access = 151211, Miss = 7468, Miss_rate = 0.049, Pending_hits = 1428, Reservation_fails = 11
L2_cache_bank[14]: Access = 150240, Miss = 7440, Miss_rate = 0.050, Pending_hits = 1398, Reservation_fails = 4
L2_cache_bank[15]: Access = 150024, Miss = 7384, Miss_rate = 0.049, Pending_hits = 1402, Reservation_fails = 7
L2_cache_bank[16]: Access = 179602, Miss = 7370, Miss_rate = 0.041, Pending_hits = 1641, Reservation_fails = 4
L2_cache_bank[17]: Access = 150021, Miss = 7341, Miss_rate = 0.049, Pending_hits = 1387, Reservation_fails = 4
L2_cache_bank[18]: Access = 148630, Miss = 7333, Miss_rate = 0.049, Pending_hits = 1377, Reservation_fails = 14
L2_cache_bank[19]: Access = 148611, Miss = 7277, Miss_rate = 0.049, Pending_hits = 1368, Reservation_fails = 8
L2_cache_bank[20]: Access = 148569, Miss = 7270, Miss_rate = 0.049, Pending_hits = 1416, Reservation_fails = 7
L2_cache_bank[21]: Access = 149553, Miss = 7351, Miss_rate = 0.049, Pending_hits = 1404, Reservation_fails = 7
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 162254
L2_total_cache_miss_rate = 0.0488
L2_total_cache_pending_hits = 31301
L2_total_cache_reservation_fails = 168
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2096965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27171
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130554
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1034639
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3982
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31693
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 167
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.6483
	minimum = 6
	maximum = 923
Network latency average = 44.0294
	minimum = 6
	maximum = 589
Slowest packet = 6571665
Flit latency average = 52.5532
	minimum = 6
	maximum = 588
Slowest flit = 11323276
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0538842
	minimum = 0.044843 (at node 0)
	maximum = 0.318287 (at node 44)
Accepted packet rate average = 0.0538842
	minimum = 0.044843 (at node 0)
	maximum = 0.318287 (at node 44)
Injected flit rate average = 0.0808263
	minimum = 0.0608019 (at node 45)
	maximum = 0.33052 (at node 44)
Accepted flit rate average= 0.0808263
	minimum = 0.0538117 (at node 0)
	maximum = 0.624341 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.5588 (16 samples)
	minimum = 6 (16 samples)
	maximum = 435.188 (16 samples)
Network latency average = 20.1656 (16 samples)
	minimum = 6 (16 samples)
	maximum = 317.625 (16 samples)
Flit latency average = 21.3 (16 samples)
	minimum = 6 (16 samples)
	maximum = 316.938 (16 samples)
Fragmentation average = 0.00655464 (16 samples)
	minimum = 0 (16 samples)
	maximum = 83.0625 (16 samples)
Injected packet rate average = 0.0297341 (16 samples)
	minimum = 0.0242386 (16 samples)
	maximum = 0.105214 (16 samples)
Accepted packet rate average = 0.0297341 (16 samples)
	minimum = 0.0242386 (16 samples)
	maximum = 0.105214 (16 samples)
Injected flit rate average = 0.0454276 (16 samples)
	minimum = 0.0308171 (16 samples)
	maximum = 0.126992 (16 samples)
Accepted flit rate average = 0.0454276 (16 samples)
	minimum = 0.0334403 (16 samples)
	maximum = 0.196747 (16 samples)
Injected packet size average = 1.5278 (16 samples)
Accepted packet size average = 1.5278 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 54 min, 3 sec (6843 sec)
gpgpu_simulation_rate = 13957 (inst/sec)
gpgpu_simulation_rate = 1388 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 933944
gpu_sim_insn = 15785486
gpu_ipc =      16.9020
gpu_tot_sim_cycle = 10660650
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      10.4401
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3309990
gpu_stall_icnt2sh    = 11241944
partiton_reqs_in_parallel = 19211464
partiton_reqs_in_parallel_total    = 127980282
partiton_level_parallism =      20.5703
partiton_level_parallism_total  =      13.8070
partiton_reqs_in_parallel_util = 19211464
partiton_reqs_in_parallel_util_total    = 127980282
gpu_sim_cycle_parition_util = 928504
gpu_tot_sim_cycle_parition_util    = 5905151
partiton_level_parallism_util =      20.6908
partiton_level_parallism_util_total  =      21.5392
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     121.6557 GB/Sec
L2_BW_total  =      40.2222 GB/Sec
gpu_total_sim_rate=13480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588037
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6186, 6413, 6196, 6108, 6323, 6041, 6897, 6653, 6703, 6400, 6225, 6568, 6998, 6517, 7091, 5822, 5858, 5332, 5452, 6277, 5312, 5620, 5425, 5847, 5406, 5560, 5591, 5696, 5524, 5907, 5931, 5934, 5409, 4571, 5133, 5150, 5325, 4997, 5200, 4809, 4659, 5105, 5270, 4970, 4876, 5133, 4854, 5108, 5024, 4323, 4526, 4936, 4579, 4264, 4242, 4169, 4193, 4674, 4593, 4557, 4609, 4085, 4306, 4411, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 12292006
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12193413
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 93707
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13826639	W0_Idle:129070222	W0_Scoreboard:227967111	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1523 
maxdqlatency = 0 
maxmflatency = 283243 
averagemflatency = 2526 
max_icnt2mem_latency = 282966 
max_icnt2sh_latency = 10660382 
mrq_lat_table:153710 	4150 	5334 	36140 	19956 	15680 	22173 	32216 	34621 	11281 	486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3356775 	997973 	46130 	19009 	4342 	5844 	13218 	9706 	10360 	22528 	36823 	1045 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	962261 	244915 	1463915 	744301 	448210 	479188 	65495 	7703 	5019 	3801 	5807 	13077 	9493 	10336 	22548 	36843 	1002 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	780052 	831627 	1527188 	217780 	22530 	779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	578217 	552755 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2476 	407 	129 	66 	60 	66 	64 	40 	44 	41 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        43        31        16        16        16        16        30        30        39        29        48        42        43        48 
dram[1]:        44        45        27        30        16        16        17        16        30        30        42        42        46        44        46        46 
dram[2]:        33        40        45        25        16        16        16        16        30        29        44        42        42        46        44        44 
dram[3]:        43        46        46        44        17        16        16        16        31        29        44        43        45        43        46        38 
dram[4]:        43        46        47        45        16        16        16        16        30        30        45        29        45        47        45        46 
dram[5]:        45        45        43        24        16        16        16        16        30        29        46        45        46        45        44        41 
dram[6]:        44        42        43        43        16        16        17        16        29        30        32        43        43        45        44        43 
dram[7]:        41        44        37        39        16        16        16        16        30        30        41        44        39        44        32        42 
dram[8]:        42        42        40        22        16        16        17        16        30        30        41        44       101        45        34        43 
dram[9]:        48        44        40        29        16        16        16        16        33        33        44        48        42        47        30        45 
dram[10]:        46        46        28        44        17        16        16        16        33        33        29        46        46        44        46        45 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    231709    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    235616    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    236925    235127    266664    274128    233880    275627    255225    313083    237673    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    236961    265520    238576    526695    349571    362685    289887    446124    381675    233921    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    231872 
dram[6]:    235526    307636    354062    359713    284712    329934    301590    235059    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    234493    235552    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    236678    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    235937    234588    273559    335491    471074    291452    236602    516484    496384    236118    503333    279837    496868    493711    267311 
dram[10]:    443420    235421    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.653586  2.753934  2.881029  3.000000  2.543329  2.523617  2.569832  2.603473  2.717523  2.688235  2.710606  2.700590  2.756935  2.801609  2.520908  2.658025 
dram[1]:  2.680593  2.712676  2.811321  2.909678  2.563662  2.515406  2.538461  2.460526  2.642450  2.586395  2.826923  2.757848  2.793153  2.870056  2.628285  2.616915 
dram[2]:  2.723253  2.737589  2.700155  2.869144  2.497215  2.513514  2.528409  2.438059  2.590717  2.722137  2.742129  2.650862  2.786422  2.635152  2.654242  2.714643 
dram[3]:  2.822222  2.880435  2.958949  2.823171  2.527740  2.481683  2.607353  2.694890  2.588483  2.681750  2.621438  2.777457  2.678250  2.692811  2.625463  2.607533 
dram[4]:  2.745714  2.901991  2.846527  2.859304  2.492414  2.444295  2.537921  2.506057  2.625538  2.660180  2.672753  2.745938  2.689744  2.817931  2.647572  2.681265 
dram[5]:  2.792537  2.818978  2.918699  2.822086  2.546348  2.479777  2.583452  2.530749  2.658368  2.673134  2.661765  2.682073  2.743968  2.706649  2.644089  2.683168 
dram[6]:  2.712121  2.753561  2.832106  2.796687  2.525714  2.530986  2.494164  2.677966  2.641168  2.687407  2.639831  2.642346  2.784261  2.911932  2.564403  2.573771 
dram[7]:  2.645746  2.703496  2.783186  2.826433  2.509066  2.493861  2.566064  2.594059  2.622905  2.627675  2.598326  2.698300  2.843662  2.854314  2.610577  2.565426 
dram[8]:  2.798799  2.835294  2.786047  2.834633  2.483400  2.497842  2.681073  2.598592  2.589311  2.633478  2.710564  2.747748  3.103586  2.818306  2.601705  2.739015 
dram[9]:  2.836582  2.882707  2.848780  2.941480  2.555091  2.500000  2.589060  2.529903  2.716593  2.616690  2.678466  2.746606  2.746011  2.672751  2.619684  2.661209 
dram[10]:  2.775988  2.816446  2.968543  2.848485  2.493689  2.626888  2.536212  2.650997  2.619858  2.569817  2.745038  2.630157  2.762551  2.695091  2.657071  2.670968 
average row locality = 335747/125329 = 2.678925
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1432      1424      1339      1351      1368      1397      1372      1346      1301      1326      1302      1314      1485      1492      1500      1536 
dram[1]:      1450      1446      1341      1352      1357      1355      1332      1368      1335      1340      1292      1337      1406      1451      1501      1511 
dram[2]:      1431      1418      1320      1347      1357      1380      1348      1401      1316      1314      1323      1335      1419      1516      1487      1540 
dram[3]:      1432      1392      1361      1366      1388      1356      1336      1359      1320      1301      1371      1358      1473      1462      1508      1509 
dram[4]:      1436      1410      1328      1396      1348      1367      1338      1364      1315      1300      1354      1335      1475      1447      1518      1542 
dram[5]:      1406      1426      1345      1366      1358      1341      1357      1393      1361      1291      1306      1352      1449      1474      1519      1547 
dram[6]:      1468      1449      1407      1375      1324      1338      1399      1401      1344      1320      1354      1339      1466      1473      1531      1550 
dram[7]:      1410      1433      1399      1338      1367      1379      1361      1370      1338      1325      1338      1349      1453      1450      1547      1513 
dram[8]:      1405      1439      1356      1363      1380      1322      1337      1371      1336      1324      1346      1308      1473      1468      1527      1488 
dram[9]:      1418      1423      1317      1292      1357      1348      1373      1358      1310      1324      1314      1309      1467      1460      1536      1501 
dram[10]:      1422      1421      1341      1351      1347      1325      1364      1385      1318      1323      1313      1315      1445      1475      1506      1499 
total reads: 244975
bank skew: 1550/1291 = 1.20
chip skew: 22538/22107 = 1.02
number of total write accesses:
dram[0]:       529       501       453       440       481       473       468       453       498       502       487       517       602       598       610       617 
dram[1]:       539       480       447       452       435       441       450       502       520       561       472       508       552       581       599       593 
dram[2]:       478       512       427       429       436       480       432       508       526       469       506       510       551       658       578       629 
dram[3]:       473       463       441       486       480       473       437       487       523       477       561       564       608       598       616       637 
dram[4]:       486       485       434       494       459       454       469       498       515       477       549       524       623       596       608       662 
dram[5]:       465       505       450       474       455       437       454       500       561       500       504       563       598       602       628       621 
dram[6]:       501       484       516       482       444       459       524       495       555       494       515       508       586       577       659       648 
dram[7]:       487       500       488       437       432       449       484       464       540       517       525       556       566       568       625       624 
dram[8]:       459       489       441       454       490       414       462       474       505       501       527       522       864       595       609       569 
dram[9]:       474       494       435       417       475       422       473       461       540       526       502       512       598       590       620       612 
dram[10]:       474       497       452       435       431       414       457       476       529       499       485       534       591       611       617       571 
total reads: 90772
bank skew: 864/414 = 2.09
chip skew: 8447/8073 = 1.05
average mf latency per bank:
dram[0]:      35012     35486     36450     36553     34860     34215     36301     37733     35933     35228     33339     33209     31735     31850     29748     30734
dram[1]:      34669     36168     35227     35437     35305     36030     36089     34564     36164     32341     34616     33566     32647     31966     30492     30423
dram[2]:      36143     35734     36358     35885     37602     35504     37103     35022     34128     36057     32634     32894     32487     30027     30910     30987
dram[3]:      36653     35911     37265     33905     33435     35692     36038     35524     34226     35126     31014     31436     30963     31897     29464     29827
dram[4]:      36440     36185     36623     35007     36515     35011     36397     34947     36345     34872     31380     32687     31515     30796     30847     28991
dram[5]:      37384     36070     36167     35649     34168     35480     36533     35239     33492     34659     33276     32085     31298     32307     29370     29583
dram[6]:      34520     36024     33370     35791     36131     35225     34388     36734     34268     34541     32774     33830     31693     32052     29498     28924
dram[7]:      35572     34701     35839     36929     35762     35953     34154     37295     33382     33666     33037     32313     32455     31969     29833     29604
dram[8]:      37000     36883     35657     38154     35279     37900     36022     37658     34267     35013     32416     33332     31437     32986     30362     30734
dram[9]:      36973     36361     37495     37168     35456     36395     36252     37101     34321     35007     33334     32349     30439     32122     30109     30456
dram[10]:      36721     36840     37320     37640     36899     36828     37605     36391     33479     35776     34675     32056     32170     30377     30677     30980
maximum mf latency per bank:
dram[0]:     266508    266539    266920    266907    261763    264770    270762    270772    266408    275007    281909    280648    282255    282231    265148    265297
dram[1]:     266508    266508    265938    266949    261900    264876    270761    270764    266356    274753    280502    280469    282282    280216    265070    265360
dram[2]:     266509    266581    266837    268280    264903    264906    274831    270801    266391    266435    280493    280627    280196    280259    265393    265387
dram[3]:     266569    266555    268333    268186    264839    264913    270901    266638    266354    269157    280484    280674    282069    282085    265327    265381
dram[4]:     266631    266598    262811    266993    262146    262182    268161    268122    269203    269139    280755    280771    282091    282201    265338    265326
dram[5]:     266607    266287    266995    266889    262138    262192    268173    274808    269213    269158    281699    281735    282236    282266    265391    265437
dram[6]:     266289    267818    266909    266782    261925    264865    268159    274996    274740    267877    281911    281735    283040    283243    265346    265388
dram[7]:     265014    267796    266912    266885    274991    264911    266296    267995    269234    269251    280853    280974    282999    280273    265274    265300
dram[8]:     267586    267535    266021    265902    264873    264882    268099    268080    269422    269609    280936    281813    280768    280755    265237    265392
dram[9]:     266585    266597    262926    263048    262173    262263    268107    268127    269178    269261    281923    281873    280757    282233    265212    264936
dram[10]:     266637    266507    263004    265847    262173    262196    268170    268133    269219    269129    281916    281864    282275    282245    264909    264815
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12702691 n_nop=12570600 n_act=11363 n_pre=11347 n_req=30514 n_rd=89140 n_write=20241 bw_util=0.01722
n_activity=454799 dram_eff=0.481
bk0: 5728a 12595468i bk1: 5696a 12596712i bk2: 5356a 12602677i bk3: 5404a 12601575i bk4: 5472a 12600767i bk5: 5588a 12593454i bk6: 5488a 12605064i bk7: 5384a 12602813i bk8: 5204a 12599460i bk9: 5304a 12601058i bk10: 5208a 12603024i bk11: 5256a 12601116i bk12: 5940a 12594835i bk13: 5968a 12591667i bk14: 6000a 12592610i bk15: 6144a 12585838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.402728
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12702691 n_nop=12571376 n_act=11325 n_pre=11309 n_req=30306 n_rd=88696 n_write=19985 bw_util=0.01711
n_activity=452039 dram_eff=0.4808
bk0: 5800a 12598485i bk1: 5784a 12599120i bk2: 5364a 12608351i bk3: 5408a 12604073i bk4: 5428a 12600755i bk5: 5420a 12604780i bk6: 5328a 12609616i bk7: 5472a 12600576i bk8: 5340a 12599449i bk9: 5360a 12597046i bk10: 5168a 12605377i bk11: 5348a 12602144i bk12: 5624a 12604257i bk13: 5804a 12594792i bk14: 6004a 12593233i bk15: 6044a 12592575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388275
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12702691 n_nop=12570801 n_act=11455 n_pre=11439 n_req=30381 n_rd=89008 n_write=19988 bw_util=0.01716
n_activity=452764 dram_eff=0.4815
bk0: 5724a 12597234i bk1: 5672a 12601196i bk2: 5280a 12605042i bk3: 5388a 12606355i bk4: 5428a 12600367i bk5: 5520a 12593532i bk6: 5392a 12609480i bk7: 5604a 12599197i bk8: 5264a 12601384i bk9: 5256a 12601656i bk10: 5292a 12603296i bk11: 5340a 12597906i bk12: 5676a 12600872i bk13: 6064a 12583856i bk14: 5948a 12590842i bk15: 6160a 12586856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.401339
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12702691 n_nop=12570307 n_act=11403 n_pre=11387 n_req=30616 n_rd=89168 n_write=20426 bw_util=0.01726
n_activity=458327 dram_eff=0.4782
bk0: 5728a 12602342i bk1: 5568a 12598944i bk2: 5444a 12602958i bk3: 5464a 12603427i bk4: 5552a 12601214i bk5: 5424a 12602792i bk6: 5344a 12604924i bk7: 5436a 12597221i bk8: 5280a 12598860i bk9: 5204a 12600859i bk10: 5484a 12595652i bk11: 5432a 12599237i bk12: 5892a 12594814i bk13: 5848a 12591671i bk14: 6032a 12591914i bk15: 6036a 12589132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403833
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12702691 n_nop=12570283 n_act=11442 n_pre=11426 n_req=30606 n_rd=89092 n_write=20448 bw_util=0.01725
n_activity=455075 dram_eff=0.4814
bk0: 5744a 12602875i bk1: 5640a 12600764i bk2: 5312a 12606610i bk3: 5584a 12599677i bk4: 5392a 12600587i bk5: 5468a 12598038i bk6: 5352a 12604724i bk7: 5456a 12595145i bk8: 5260a 12597413i bk9: 5200a 12599852i bk10: 5416a 12601373i bk11: 5340a 12600634i bk12: 5900a 12594953i bk13: 5788a 12595378i bk14: 6072a 12592175i bk15: 6168a 12591486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406621
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12702691 n_nop=12570335 n_act=11420 n_pre=11404 n_req=30608 n_rd=89164 n_write=20368 bw_util=0.01725
n_activity=460833 dram_eff=0.4754
bk0: 5624a 12601159i bk1: 5704a 12600553i bk2: 5380a 12605242i bk3: 5464a 12601602i bk4: 5432a 12603888i bk5: 5364a 12606734i bk6: 5428a 12606366i bk7: 5572a 12605337i bk8: 5444a 12598184i bk9: 5164a 12606998i bk10: 5224a 12604410i bk11: 5408a 12600529i bk12: 5796a 12595514i bk13: 5896a 12590921i bk14: 6076a 12593164i bk15: 6188a 12591304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.393671
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12702691 n_nop=12568624 n_act=11610 n_pre=11594 n_req=30985 n_rd=90152 n_write=20711 bw_util=0.01746
n_activity=464642 dram_eff=0.4772
bk0: 5872a 12596352i bk1: 5796a 12599102i bk2: 5628a 12596847i bk3: 5500a 12599211i bk4: 5296a 12602218i bk5: 5352a 12601680i bk6: 5596a 12602866i bk7: 5604a 12603853i bk8: 5376a 12594836i bk9: 5280a 12600937i bk10: 5416a 12605215i bk11: 5356a 12603221i bk12: 5864a 12589880i bk13: 5892a 12596872i bk14: 6124a 12586912i bk15: 6200a 12590321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403112
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12702691 n_nop=12569827 n_act=11536 n_pre=11520 n_req=30632 n_rd=89480 n_write=20328 bw_util=0.01729
n_activity=460047 dram_eff=0.4774
bk0: 5640a 12601132i bk1: 5732a 12603258i bk2: 5596a 12600261i bk3: 5352a 12603017i bk4: 5468a 12602886i bk5: 5516a 12601856i bk6: 5444a 12604812i bk7: 5480a 12605747i bk8: 5352a 12598276i bk9: 5300a 12601136i bk10: 5352a 12598894i bk11: 5396a 12598621i bk12: 5812a 12595309i bk13: 5800a 12593874i bk14: 6188a 12589724i bk15: 6052a 12590871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.399905
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12702691 n_nop=12570979 n_act=11279 n_pre=11263 n_req=30618 n_rd=88972 n_write=20198 bw_util=0.01719
n_activity=454730 dram_eff=0.4802
bk0: 5620a 12601703i bk1: 5756a 12602118i bk2: 5424a 12603212i bk3: 5452a 12601834i bk4: 5520a 12595993i bk5: 5288a 12603172i bk6: 5348a 12604766i bk7: 5484a 12603832i bk8: 5344a 12600527i bk9: 5296a 12598465i bk10: 5384a 12603761i bk11: 5232a 12600096i bk12: 5892a 12598379i bk13: 5872a 12596347i bk14: 6108a 12594433i bk15: 5952a 12592405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.39717
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12702691 n_nop=12571814 n_act=11250 n_pre=11234 n_req=30258 n_rd=88428 n_write=19965 bw_util=0.01707
n_activity=453667 dram_eff=0.4779
bk0: 5672a 12602805i bk1: 5692a 12601370i bk2: 5268a 12606566i bk3: 5168a 12607843i bk4: 5428a 12602576i bk5: 5392a 12606132i bk6: 5492a 12600573i bk7: 5432a 12604917i bk8: 5240a 12598233i bk9: 5296a 12600601i bk10: 5256a 12605739i bk11: 5236a 12602964i bk12: 5868a 12598383i bk13: 5840a 12595467i bk14: 6144a 12590479i bk15: 6004a 12593644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.399967
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12702691 n_nop=12571797 n_act=11247 n_pre=11231 n_req=30223 n_rd=88600 n_write=19816 bw_util=0.01707
n_activity=452985 dram_eff=0.4787
bk0: 5688a 12599899i bk1: 5684a 12599634i bk2: 5364a 12605424i bk3: 5404a 12604153i bk4: 5388a 12602847i bk5: 5300a 12600867i bk6: 5456a 12607247i bk7: 5540a 12600828i bk8: 5272a 12601641i bk9: 5292a 12598426i bk10: 5252a 12600399i bk11: 5260a 12597846i bk12: 5780a 12593109i bk13: 5900a 12590615i bk14: 6024a 12594524i bk15: 5996a 12592974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.397477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 11099, Miss_rate = 0.055, Pending_hits = 1775, Reservation_fails = 5
L2_cache_bank[1]: Access = 204825, Miss = 11186, Miss_rate = 0.055, Pending_hits = 1784, Reservation_fails = 5
L2_cache_bank[2]: Access = 203921, Miss = 11014, Miss_rate = 0.054, Pending_hits = 1722, Reservation_fails = 14
L2_cache_bank[3]: Access = 204543, Miss = 11160, Miss_rate = 0.055, Pending_hits = 1764, Reservation_fails = 7
L2_cache_bank[4]: Access = 203926, Miss = 11001, Miss_rate = 0.054, Pending_hits = 1736, Reservation_fails = 3
L2_cache_bank[5]: Access = 205028, Miss = 11251, Miss_rate = 0.055, Pending_hits = 1731, Reservation_fails = 6
L2_cache_bank[6]: Access = 205141, Miss = 11189, Miss_rate = 0.055, Pending_hits = 1750, Reservation_fails = 13
L2_cache_bank[7]: Access = 204015, Miss = 11103, Miss_rate = 0.054, Pending_hits = 1750, Reservation_fails = 16
L2_cache_bank[8]: Access = 204756, Miss = 11112, Miss_rate = 0.054, Pending_hits = 1802, Reservation_fails = 6
L2_cache_bank[9]: Access = 204618, Miss = 11161, Miss_rate = 0.055, Pending_hits = 1783, Reservation_fails = 14
L2_cache_bank[10]: Access = 204736, Miss = 11101, Miss_rate = 0.054, Pending_hits = 1717, Reservation_fails = 11
L2_cache_bank[11]: Access = 204819, Miss = 11190, Miss_rate = 0.055, Pending_hits = 1824, Reservation_fails = 6
L2_cache_bank[12]: Access = 204923, Miss = 11293, Miss_rate = 0.055, Pending_hits = 1806, Reservation_fails = 11
L2_cache_bank[13]: Access = 205297, Miss = 11245, Miss_rate = 0.055, Pending_hits = 1749, Reservation_fails = 13
L2_cache_bank[14]: Access = 204654, Miss = 11213, Miss_rate = 0.055, Pending_hits = 1760, Reservation_fails = 6
L2_cache_bank[15]: Access = 205078, Miss = 11157, Miss_rate = 0.054, Pending_hits = 1741, Reservation_fails = 7
L2_cache_bank[16]: Access = 233916, Miss = 11160, Miss_rate = 0.048, Pending_hits = 1990, Reservation_fails = 4
L2_cache_bank[17]: Access = 204248, Miss = 11083, Miss_rate = 0.054, Pending_hits = 1738, Reservation_fails = 5
L2_cache_bank[18]: Access = 203028, Miss = 11092, Miss_rate = 0.055, Pending_hits = 1740, Reservation_fails = 15
L2_cache_bank[19]: Access = 202820, Miss = 11015, Miss_rate = 0.054, Pending_hits = 1703, Reservation_fails = 8
L2_cache_bank[20]: Access = 202456, Miss = 11056, Miss_rate = 0.055, Pending_hits = 1782, Reservation_fails = 7
L2_cache_bank[21]: Access = 203679, Miss = 11094, Miss_rate = 0.054, Pending_hits = 1753, Reservation_fails = 7
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 244975
L2_total_cache_miss_rate = 0.0542
L2_total_cache_pending_hits = 38900
L2_total_cache_reservation_fails = 189
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3143086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 202149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1096919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4059
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 188
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.4775
	minimum = 6
	maximum = 1818
Network latency average = 38.3541
	minimum = 6
	maximum = 1451
Slowest packet = 6888356
Flit latency average = 30.1241
	minimum = 6
	maximum = 1451
Slowest flit = 11862162
Fragmentation average = 0.0227526
	minimum = 0
	maximum = 665
Injected packet rate average = 0.0256701
	minimum = 0.0222053 (at node 15)
	maximum = 0.0295039 (at node 33)
Accepted packet rate average = 0.0256701
	minimum = 0.0222053 (at node 15)
	maximum = 0.0295039 (at node 33)
Injected flit rate average = 0.0448208
	minimum = 0.0235694 (at node 15)
	maximum = 0.0717854 (at node 33)
Accepted flit rate average= 0.0448208
	minimum = 0.0305211 (at node 48)
	maximum = 0.0587316 (at node 20)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.6716 (17 samples)
	minimum = 6 (17 samples)
	maximum = 516.529 (17 samples)
Network latency average = 21.2355 (17 samples)
	minimum = 6 (17 samples)
	maximum = 384.294 (17 samples)
Flit latency average = 21.819 (17 samples)
	minimum = 6 (17 samples)
	maximum = 383.647 (17 samples)
Fragmentation average = 0.00750746 (17 samples)
	minimum = 0 (17 samples)
	maximum = 117.294 (17 samples)
Injected packet rate average = 0.029495 (17 samples)
	minimum = 0.024119 (17 samples)
	maximum = 0.10076 (17 samples)
Accepted packet rate average = 0.029495 (17 samples)
	minimum = 0.024119 (17 samples)
	maximum = 0.10076 (17 samples)
Injected flit rate average = 0.0453919 (17 samples)
	minimum = 0.0303907 (17 samples)
	maximum = 0.123745 (17 samples)
Accepted flit rate average = 0.0453919 (17 samples)
	minimum = 0.0332686 (17 samples)
	maximum = 0.188629 (17 samples)
Injected packet size average = 1.53897 (17 samples)
Accepted packet size average = 1.53897 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 17 min, 36 sec (8256 sec)
gpgpu_simulation_rate = 13480 (inst/sec)
gpgpu_simulation_rate = 1291 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10266
gpu_sim_insn = 4532584
gpu_ipc =     441.5141
gpu_tot_sim_cycle = 10893066
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      10.6334
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3310133
gpu_stall_icnt2sh    = 11242139
partiton_reqs_in_parallel = 225709
partiton_reqs_in_parallel_total    = 147191746
partiton_level_parallism =      21.9861
partiton_level_parallism_total  =      13.5331
partiton_reqs_in_parallel_util = 225709
partiton_reqs_in_parallel_util_total    = 147191746
gpu_sim_cycle_parition_util = 10266
gpu_tot_sim_cycle_parition_util    = 6833655
partiton_level_parallism_util =      21.9861
partiton_level_parallism_util_total  =      21.5399
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     272.2109 GB/Sec
L2_BW_total  =      39.6206 GB/Sec
gpu_total_sim_rate=13958

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696422
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6336, 6548, 6331, 6273, 6458, 6191, 7077, 6818, 6868, 6520, 6405, 6733, 7163, 6697, 7226, 5987, 6008, 5512, 5632, 6412, 5447, 5755, 5590, 6012, 5571, 5695, 5756, 5861, 5674, 6087, 6096, 6084, 5553, 4700, 5262, 5264, 5439, 5126, 5329, 4923, 4788, 5234, 5369, 5084, 5005, 5262, 4953, 5222, 5153, 4452, 4655, 5065, 4708, 4393, 4371, 4298, 4337, 4818, 4722, 4701, 4723, 4229, 4420, 4540, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 12476767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12378134
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 93747
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14135389	W0_Idle:129115182	W0_Scoreboard:228015434	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1523 
maxdqlatency = 0 
maxmflatency = 283243 
averagemflatency = 2511 
max_icnt2mem_latency = 282966 
max_icnt2sh_latency = 10893065 
mrq_lat_table:157230 	4236 	5547 	36836 	20306 	15826 	22349 	32290 	34621 	11281 	486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3381038 	1003176 	46147 	19009 	4342 	5844 	13218 	9706 	10360 	22528 	36823 	1045 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	966070 	245963 	1465226 	750661 	462452 	481755 	65639 	7705 	5019 	3801 	5807 	13077 	9493 	10336 	22548 	36843 	1002 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	787465 	832368 	1527205 	217780 	22530 	779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	578217 	574067 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2496 	408 	129 	66 	60 	66 	64 	40 	44 	41 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        43        31        16        16        16        16        30        30        39        29        48        42        43        48 
dram[1]:        44        45        27        30        16        16        17        16        30        30        42        42        46        44        46        46 
dram[2]:        33        40        45        25        16        16        16        16        30        29        44        42        42        46        44        44 
dram[3]:        43        46        46        44        17        16        16        16        31        29        44        43        45        43        46        39 
dram[4]:        43        46        47        45        16        16        16        16        30        30        45        29        45        47        45        46 
dram[5]:        45        45        43        24        16        16        16        16        30        29        46        45        46        45        44        41 
dram[6]:        44        42        43        43        16        16        17        16        29        30        32        43        43        45        44        43 
dram[7]:        41        44        37        39        16        16        16        16        30        30        41        44        39        44        32        42 
dram[8]:        42        42        40        22        16        16        17        16        30        30        41        44       101        45        40        43 
dram[9]:        48        44        40        29        16        16        16        16        33        33        44        48        42        47        34        45 
dram[10]:        46        46        28        44        17        16        16        16        33        33        40        46        46        44        46        45 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    231709    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    235616    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    236925    235127    266664    274128    233880    275627    255225    313083    237673    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    236961    265520    238576    526695    349571    362685    289887    446124    381675    233921    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    231872 
dram[6]:    235526    307636    354062    359713    284712    329934    301590    235059    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    234493    235552    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    236678    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    235937    234588    273559    335491    471074    291452    236602    516484    496384    236118    503333    279837    496868    493711    267311 
dram[10]:    443420    235421    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.694482  2.793447  2.932692  3.065327  2.540356  2.526882  2.567643  2.601156  2.745482  2.709489  2.732836  2.736457  2.803689  2.852744  2.559666  2.695813 
dram[1]:  2.732167  2.748252  2.848674  2.961290  2.558404  2.514644  2.534091  2.461235  2.675676  2.598923  2.865293  2.803571  2.827195  2.907563  2.663354  2.654703 
dram[2]:  2.768137  2.784703  2.751926  2.924437  2.502778  2.514132  2.525496  2.438059  2.612273  2.751903  2.782414  2.691869  2.827004  2.667874  2.696154  2.759051 
dram[3]:  2.867257  2.933333  3.008197  2.875758  2.529730  2.477027  2.609398  2.685507  2.617647  2.711712  2.659489  2.823954  2.721795  2.728571  2.668311  2.650909 
dram[4]:  2.790896  2.955725  2.909678  2.899248  2.494490  2.445040  2.535764  2.506040  2.656652  2.681548  2.715084  2.782673  2.731801  2.862448  2.691926  2.725395 
dram[5]:  2.845468  2.876093  2.964459  2.871560  2.542657  2.479167  2.582621  2.529333  2.680880  2.708767  2.708638  2.733240  2.785333  2.748698  2.683047  2.725369 
dram[6]:  2.763411  2.805121  2.867153  2.835576  2.522048  2.530239  2.494819  2.678420  2.675451  2.717873  2.678822  2.688478  2.826558  2.957627  2.604678  2.609557 
dram[7]:  2.687500  2.752793  2.827233  2.878165  2.513927  2.493188  2.561720  2.589563  2.653686  2.656250  2.646240  2.744711  2.894663  2.895775  2.643541  2.600956 
dram[8]:  2.854573  2.889868  2.840804  2.871118  2.482119  2.501437  2.678571  2.598592  2.618513  2.666187  2.756484  2.792227  3.256275  2.869031  2.645200  2.783533 
dram[9]:  2.896707  2.929535  2.890145  2.982993  2.552011  2.496484  2.588235  2.529167  2.754026  2.651622  2.729013  2.789238  2.788080  2.710220  2.656970  2.700000 
dram[10]:  2.824561  2.869501  3.019769  2.884494  2.490909  2.632931  2.534722  2.648649  2.649296  2.596639  2.799087  2.678470  2.799191  2.733933  2.702871  2.709884 
average row locality = 341008/125810 = 2.710500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1447      1440      1355      1365      1371      1401      1373      1347      1311      1339      1318      1330      1503      1507      1514      1552 
dram[1]:      1466      1462      1355      1365      1359      1359      1333      1371      1345      1353      1311      1354      1422      1470      1522      1528 
dram[2]:      1446      1433      1334      1362      1361      1383      1350      1401      1330      1325      1341      1353      1436      1531      1505      1557 
dram[3]:      1448      1408      1374      1380      1390      1358      1340      1362      1330      1314      1389      1374      1493      1479      1526      1527 
dram[4]:      1452      1426      1343      1410      1350      1369      1339      1367      1326      1312      1372      1351      1493      1464      1535      1558 
dram[5]:      1422      1442      1360      1381      1360      1344      1359      1396      1373      1302      1321      1371      1468      1490      1536      1567 
dram[6]:      1483      1465      1421      1390      1326      1339      1402      1404      1357      1330      1372      1357      1481      1492      1547      1568 
dram[7]:      1426      1449      1415      1353      1370      1380      1362      1370      1351      1336      1354      1365      1472      1466      1564      1530 
dram[8]:      1421      1455      1372      1376      1381      1326      1337      1371      1346      1337      1362      1324      1491      1484      1544      1505 
dram[9]:      1434      1439      1332      1308      1361      1350      1375      1359      1324      1338      1330      1330      1484      1477      1553      1518 
dram[10]:      1438      1437      1356      1366      1349      1326      1367      1386      1331      1336      1329      1332      1461      1494      1523      1516 
total reads: 247135
bank skew: 1568/1302 = 1.20
chip skew: 22734/22312 = 1.02
number of total write accesses:
dram[0]:       555       521       475       465       486       479       468       453       512       517       513       539       625       624       631       637 
dram[1]:       564       503       471       471       437       444       451       502       536       578       497       530       574       606       622       617 
dram[2]:       500       533       452       457       441       485       433       508       543       483       526       534       574       678       598       653 
dram[3]:       496       484       461       518       482       475       437       491       539       492       587       583       630       622       638       660 
dram[4]:       510       510       461       518       461       455       469       500       531       490       572       544       646       617       632       685 
dram[5]:       493       531       475       497       458       441       454       501       576       521       529       586       621       621       648       646 
dram[6]:       526       507       543       507       447       460       524       495       572       510       538       533       605       602       680       671 
dram[7]:       509       522       516       466       435       450       485       466       557       534       546       581       589       590       646       647 
dram[8]:       483       513       466       473       493       415       463       474       521       516       551       544       974       619       633       591 
dram[9]:       501       515       457       446       479       425       473       462       557       542       523       536       621       618       639       642 
dram[10]:       494       520       477       457       432       417       458       476       550       518       510       559       616       633       642       595 
total reads: 93873
bank skew: 974/415 = 2.35
chip skew: 8729/8354 = 1.04
average mf latency per bank:
dram[0]:      34303     34843     35703     35785     34723     34046     36295     37727     35481     34715     32594     32554     31139     31252     29276     30243
dram[1]:      33979     35460     34504     34829     35241     35903     36063     34523     35682     31857     33793     32891     32039     31303     29881     29856
dram[2]:      35466     35088     35573     35046     37427     35365     37056     35037     33582     35578     31990     32181     31857     29564     30366     30426
dram[3]:      35927     35218     36605     33094     33376     35627     35972     35405     33768     34600     30343     30892     30365     31289     28933     29281
dram[4]:      35707     35427     35780     34327     36448     34967     36393     34868     35835     34406     30738     32085     30926     30248     30279     28501
dram[5]:      36535     35312     35389     34937     34087     35355     36508     35178     33046     34070     32578     31415     30682     31785     28887     28995
dram[6]:      33843     35320     32683     35045     36043     35200     34348     36690     33754     34072     32091     33080     31191     31395     29022     28410
dram[7]:      34885     34043     35032     36046     35658     35927     34132     37269     32877     33182     32414     31651     31809     31394     29335     29074
dram[8]:      36235     36144     34873     37504     35218     37807     36021     37676     33812     34505     31762     32678     30308     32376     29807     30178
dram[9]:      36162     35682     36730     36227     35315     36306     36230     37076     33776     34470     32690     31590     29875     31447     29629     29808
dram[10]:      36047     36115     36517     36886     36851     36758     37538     36388     32894     35178     33922     31364     31550     29806     30096     30392
maximum mf latency per bank:
dram[0]:     266508    266539    266920    266907    261763    264770    270762    270772    266408    275007    281909    280648    282255    282231    265148    265297
dram[1]:     266508    266508    265938    266949    261900    264876    270761    270764    266356    274753    280502    280469    282282    280216    265070    265360
dram[2]:     266509    266581    266837    268280    264903    264906    274831    270801    266391    266435    280493    280627    280196    280259    265393    265387
dram[3]:     266569    266555    268333    268186    264839    264913    270901    266638    266354    269157    280484    280674    282069    282085    265327    265381
dram[4]:     266631    266598    262811    266993    262146    262182    268161    268122    269203    269139    280755    280771    282091    282201    265338    265326
dram[5]:     266607    266287    266995    266889    262138    262192    268173    274808    269213    269158    281699    281735    282236    282266    265391    265437
dram[6]:     266289    267818    266909    266782    261925    264865    268159    274996    274740    267877    281911    281735    283040    283243    265346    265388
dram[7]:     265014    267796    266912    266885    274991    264911    266296    267995    269234    269251    280853    280974    282999    280273    265274    265300
dram[8]:     267586    267535    266021    265902    264873    264882    268099    268080    269422    269609    280936    281813    280768    280755    265237    265392
dram[9]:     266585    266597    262926    263048    262173    262263    268107    268127    269178    269261    281923    281873    280757    282233    265212    264936
dram[10]:     266637    266507    263004    265847    262173    262196    268170    268133    269219    269129    281916    281864    282275    282245    264909    264815
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721752 n_nop=12588480 n_act=11409 n_pre=11393 n_req=30973 n_rd=89892 n_write=20578 bw_util=0.01737
n_activity=460848 dram_eff=0.4794
bk0: 5788a 12613999i bk1: 5760a 12615315i bk2: 5420a 12621304i bk3: 5460a 12620233i bk4: 5484a 12619612i bk5: 5604a 12612309i bk6: 5492a 12624088i bk7: 5388a 12621845i bk8: 5244a 12618112i bk9: 5356a 12619661i bk10: 5272a 12621349i bk11: 5320a 12619555i bk12: 6012a 12613409i bk13: 6028a 12610268i bk14: 6056a 12611249i bk15: 6208a 12604438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.402808
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721752 n_nop=12589155 n_act=11385 n_pre=11369 n_req=30778 n_rd=89500 n_write=20343 bw_util=0.01727
n_activity=458212 dram_eff=0.4794
bk0: 5864a 12617093i bk1: 5848a 12617657i bk2: 5420a 12626864i bk3: 5460a 12622729i bk4: 5436a 12619699i bk5: 5436a 12623694i bk6: 5332a 12628618i bk7: 5484a 12619593i bk8: 5380a 12618148i bk9: 5412a 12615486i bk10: 5244a 12623717i bk11: 5416a 12620567i bk12: 5688a 12622779i bk13: 5880a 12613179i bk14: 6088a 12611684i bk15: 6112a 12611069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388269
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721752 n_nop=12588639 n_act=11498 n_pre=11482 n_req=30846 n_rd=89792 n_write=20341 bw_util=0.01731
n_activity=459032 dram_eff=0.4798
bk0: 5784a 12615878i bk1: 5732a 12619843i bk2: 5336a 12623604i bk3: 5448a 12624875i bk4: 5444a 12619297i bk5: 5532a 12612427i bk6: 5400a 12628452i bk7: 5604a 12618258i bk8: 5320a 12619856i bk9: 5300a 12620331i bk10: 5364a 12621791i bk11: 5412a 12616172i bk12: 5744a 12619327i bk13: 6124a 12602415i bk14: 6020a 12609490i bk15: 6228a 12605381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.401406
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721752 n_nop=12588139 n_act=11446 n_pre=11430 n_req=31087 n_rd=89968 n_write=20769 bw_util=0.01741
n_activity=464593 dram_eff=0.4767
bk0: 5792a 12620811i bk1: 5632a 12617465i bk2: 5496a 12621618i bk3: 5520a 12621894i bk4: 5560a 12620221i bk5: 5432a 12621728i bk6: 5360a 12623932i bk7: 5448a 12616077i bk8: 5320a 12617481i bk9: 5256a 12619457i bk10: 5556a 12614017i bk11: 5496a 12617750i bk12: 5972a 12613379i bk13: 5916a 12610107i bk14: 6104a 12610553i bk15: 6108a 12607661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403972
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721752 n_nop=12588172 n_act=11479 n_pre=11463 n_req=31068 n_rd=89868 n_write=20770 bw_util=0.01739
n_activity=461256 dram_eff=0.4797
bk0: 5808a 12621466i bk1: 5704a 12619339i bk2: 5372a 12625185i bk3: 5640a 12618250i bk4: 5400a 12619590i bk5: 5476a 12617039i bk6: 5356a 12623754i bk7: 5468a 12614104i bk8: 5304a 12616083i bk9: 5248a 12618516i bk10: 5488a 12619871i bk11: 5404a 12619191i bk12: 5972a 12613504i bk13: 5856a 12613946i bk14: 6140a 12610747i bk15: 6232a 12610089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.406513
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721752 n_nop=12588170 n_act=11462 n_pre=11446 n_req=31090 n_rd=89968 n_write=20706 bw_util=0.0174
n_activity=466924 dram_eff=0.4741
bk0: 5688a 12619668i bk1: 5768a 12619089i bk2: 5440a 12623825i bk3: 5524a 12620175i bk4: 5440a 12622807i bk5: 5376a 12625653i bk6: 5436a 12625379i bk7: 5584a 12624319i bk8: 5492a 12616672i bk9: 5208a 12625562i bk10: 5284a 12622816i bk11: 5484a 12618988i bk12: 5872a 12614026i bk13: 5960a 12609505i bk14: 6144a 12611759i bk15: 6268a 12609809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.393785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721752 n_nop=12586481 n_act=11652 n_pre=11636 n_req=31454 n_rd=90936 n_write=21047 bw_util=0.0176
n_activity=470727 dram_eff=0.4758
bk0: 5932a 12614955i bk1: 5860a 12617722i bk2: 5684a 12615279i bk3: 5560a 12617674i bk4: 5304a 12621139i bk5: 5356a 12620684i bk6: 5608a 12621851i bk7: 5616a 12622846i bk8: 5428a 12613469i bk9: 5320a 12619521i bk10: 5488a 12623672i bk11: 5428a 12621625i bk12: 5924a 12608511i bk13: 5968a 12615384i bk14: 6188a 12605527i bk15: 6272a 12608834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.403105
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721752 n_nop=12587695 n_act=11578 n_pre=11562 n_req=31102 n_rd=90252 n_write=20665 bw_util=0.01744
n_activity=466345 dram_eff=0.4757
bk0: 5704a 12619788i bk1: 5796a 12621894i bk2: 5660a 12618734i bk3: 5412a 12621512i bk4: 5480a 12621872i bk5: 5520a 12620878i bk6: 5448a 12623795i bk7: 5480a 12624739i bk8: 5404a 12616848i bk9: 5344a 12619721i bk10: 5416a 12617545i bk11: 5460a 12617122i bk12: 5888a 12613838i bk13: 5864a 12612438i bk14: 6256a 12608291i bk15: 6120a 12609412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.399963
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721752 n_nop=12588825 n_act=11309 n_pre=11293 n_req=31161 n_rd=89728 n_write=20597 bw_util=0.01734
n_activity=461089 dram_eff=0.4785
bk0: 5684a 12620367i bk1: 5820a 12620693i bk2: 5488a 12621865i bk3: 5504a 12620529i bk4: 5524a 12614975i bk5: 5304a 12622162i bk6: 5348a 12623785i bk7: 5484a 12622895i bk8: 5384a 12619026i bk9: 5348a 12616940i bk10: 5448a 12622346i bk11: 5296a 12618656i bk12: 5964a 12616760i bk13: 5936a 12614963i bk14: 6176a 12613016i bk15: 6020a 12611046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.397327
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721752 n_nop=12589587 n_act=11301 n_pre=11285 n_req=30748 n_rd=89248 n_write=20331 bw_util=0.01723
n_activity=460207 dram_eff=0.4762
bk0: 5736a 12621349i bk1: 5756a 12619976i bk2: 5328a 12625148i bk3: 5232a 12626283i bk4: 5444a 12621442i bk5: 5400a 12625043i bk6: 5500a 12619587i bk7: 5436a 12623937i bk8: 5296a 12616824i bk9: 5352a 12619226i bk10: 5320a 12624439i bk11: 5320a 12621394i bk12: 5936a 12616940i bk13: 5908a 12613883i bk14: 6212a 12609083i bk15: 6072a 12612074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.400033
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12721752 n_nop=12589645 n_act=11292 n_pre=11276 n_req=30701 n_rd=89388 n_write=20151 bw_util=0.01722
n_activity=459354 dram_eff=0.4769
bk0: 5752a 12618581i bk1: 5748a 12618302i bk2: 5424a 12624032i bk3: 5464a 12622730i bk4: 5396a 12621828i bk5: 5304a 12619884i bk6: 5468a 12626233i bk7: 5544a 12619862i bk8: 5324a 12620114i bk9: 5344a 12616947i bk10: 5316a 12618974i bk11: 5328a 12616345i bk12: 5844a 12611574i bk13: 5976a 12609108i bk14: 6092a 12613106i bk15: 6064a 12611580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.397707

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11192, Miss_rate = 0.055, Pending_hits = 1820, Reservation_fails = 7
L2_cache_bank[1]: Access = 205937, Miss = 11281, Miss_rate = 0.055, Pending_hits = 1827, Reservation_fails = 6
L2_cache_bank[2]: Access = 205029, Miss = 11113, Miss_rate = 0.054, Pending_hits = 1766, Reservation_fails = 16
L2_cache_bank[3]: Access = 205636, Miss = 11262, Miss_rate = 0.055, Pending_hits = 1816, Reservation_fails = 7
L2_cache_bank[4]: Access = 205010, Miss = 11103, Miss_rate = 0.054, Pending_hits = 1782, Reservation_fails = 5
L2_cache_bank[5]: Access = 206107, Miss = 11345, Miss_rate = 0.055, Pending_hits = 1773, Reservation_fails = 8
L2_cache_bank[6]: Access = 206240, Miss = 11290, Miss_rate = 0.055, Pending_hits = 1799, Reservation_fails = 18
L2_cache_bank[7]: Access = 205089, Miss = 11202, Miss_rate = 0.055, Pending_hits = 1800, Reservation_fails = 17
L2_cache_bank[8]: Access = 205876, Miss = 11210, Miss_rate = 0.054, Pending_hits = 1852, Reservation_fails = 7
L2_cache_bank[9]: Access = 205691, Miss = 11257, Miss_rate = 0.055, Pending_hits = 1823, Reservation_fails = 16
L2_cache_bank[10]: Access = 205863, Miss = 11199, Miss_rate = 0.054, Pending_hits = 1769, Reservation_fails = 17
L2_cache_bank[11]: Access = 205901, Miss = 11293, Miss_rate = 0.055, Pending_hits = 1879, Reservation_fails = 10
L2_cache_bank[12]: Access = 206031, Miss = 11389, Miss_rate = 0.055, Pending_hits = 1853, Reservation_fails = 13
L2_cache_bank[13]: Access = 206398, Miss = 11345, Miss_rate = 0.055, Pending_hits = 1796, Reservation_fails = 18
L2_cache_bank[14]: Access = 205748, Miss = 11314, Miss_rate = 0.055, Pending_hits = 1811, Reservation_fails = 6
L2_cache_bank[15]: Access = 206195, Miss = 11249, Miss_rate = 0.055, Pending_hits = 1783, Reservation_fails = 8
L2_cache_bank[16]: Access = 240327, Miss = 11254, Miss_rate = 0.047, Pending_hits = 2116, Reservation_fails = 4
L2_cache_bank[17]: Access = 205364, Miss = 11178, Miss_rate = 0.054, Pending_hits = 1782, Reservation_fails = 5
L2_cache_bank[18]: Access = 204106, Miss = 11193, Miss_rate = 0.055, Pending_hits = 1791, Reservation_fails = 15
L2_cache_bank[19]: Access = 203935, Miss = 11119, Miss_rate = 0.055, Pending_hits = 1760, Reservation_fails = 11
L2_cache_bank[20]: Access = 203542, Miss = 11154, Miss_rate = 0.055, Pending_hits = 1833, Reservation_fails = 11
L2_cache_bank[21]: Access = 204790, Miss = 11193, Miss_rate = 0.055, Pending_hits = 1802, Reservation_fails = 7
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 247135
L2_total_cache_miss_rate = 0.0543
L2_total_cache_pending_hits = 40033
L2_total_cache_reservation_fails = 232
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3150824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34925
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 202350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1115371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 231
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.2546
	minimum = 6
	maximum = 760
Network latency average = 40.7246
	minimum = 6
	maximum = 594
Slowest packet = 9050499
Flit latency average = 47.2941
	minimum = 6
	maximum = 593
Slowest flit = 15632103
Fragmentation average = 0.00447716
	minimum = 0
	maximum = 264
Injected packet rate average = 0.0574409
	minimum = 0.046515 (at node 22)
	maximum = 0.31226 (at node 44)
Accepted packet rate average = 0.0574409
	minimum = 0.046515 (at node 22)
	maximum = 0.31226 (at node 44)
Injected flit rate average = 0.0861614
	minimum = 0.0703814 (at node 37)
	maximum = 0.33033 (at node 44)
Accepted flit rate average= 0.0861614
	minimum = 0.0595198 (at node 22)
	maximum = 0.606449 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.8707 (18 samples)
	minimum = 6 (18 samples)
	maximum = 530.056 (18 samples)
Network latency average = 22.3182 (18 samples)
	minimum = 6 (18 samples)
	maximum = 395.944 (18 samples)
Flit latency average = 23.2343 (18 samples)
	minimum = 6 (18 samples)
	maximum = 395.278 (18 samples)
Fragmentation average = 0.00733911 (18 samples)
	minimum = 0 (18 samples)
	maximum = 125.444 (18 samples)
Injected packet rate average = 0.0310476 (18 samples)
	minimum = 0.0253633 (18 samples)
	maximum = 0.11251 (18 samples)
Accepted packet rate average = 0.0310476 (18 samples)
	minimum = 0.0253633 (18 samples)
	maximum = 0.11251 (18 samples)
Injected flit rate average = 0.0476569 (18 samples)
	minimum = 0.0326124 (18 samples)
	maximum = 0.135222 (18 samples)
Accepted flit rate average = 0.0476569 (18 samples)
	minimum = 0.034727 (18 samples)
	maximum = 0.211841 (18 samples)
Injected packet size average = 1.53496 (18 samples)
Accepted packet size average = 1.53496 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 18 min, 18 sec (8298 sec)
gpgpu_simulation_rate = 13958 (inst/sec)
gpgpu_simulation_rate = 1312 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 1053680
gpu_sim_insn = 5569050
gpu_ipc =       5.2853
gpu_tot_sim_cycle = 12173968
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =       9.9721
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3310341
gpu_stall_icnt2sh    = 11245742
partiton_reqs_in_parallel = 23180752
partiton_reqs_in_parallel_total    = 147417455
partiton_level_parallism =      21.9998
partiton_level_parallism_total  =      14.0134
partiton_reqs_in_parallel_util = 23180752
partiton_reqs_in_parallel_util_total    = 147417455
gpu_sim_cycle_parition_util = 1053680
gpu_tot_sim_cycle_parition_util    = 6843921
partiton_level_parallism_util =      21.9998
partiton_level_parallism_util_total  =      21.6013
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =       8.6301 GB/Sec
L2_BW_total  =      36.1988 GB/Sec
gpu_total_sim_rate=12989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023123
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6714, 7015, 6879, 6986, 7196, 6668, 7430, 7216, 7246, 6913, 6953, 7111, 7371, 7189, 7789, 6410, 6523, 5797, 6032, 7042, 5917, 6255, 6005, 6357, 6071, 6220, 6356, 6431, 6204, 6387, 6611, 6484, 5645, 5122, 5739, 5601, 5731, 5448, 5746, 5015, 5180, 5496, 5816, 5476, 5282, 5439, 5145, 5469, 5322, 4661, 4939, 5419, 5002, 4632, 4710, 4697, 4491, 5102, 5051, 4870, 4892, 4412, 4689, 4893, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 12500216
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12401326
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 94004
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14162910	W0_Idle:135025609	W0_Scoreboard:280553393	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1523 
maxdqlatency = 0 
maxmflatency = 283243 
averagemflatency = 2618 
max_icnt2mem_latency = 282966 
max_icnt2sh_latency = 12171624 
mrq_lat_table:164763 	4509 	5988 	37779 	21929 	17833 	24722 	34142 	35333 	11282 	486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3462996 	1011908 	46753 	19009 	4342 	5977 	13530 	10098 	10594 	22972 	39950 	1045 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1050601 	247327 	1465247 	750661 	467831 	481756 	65639 	7705 	5019 	3801 	5940 	13389 	9885 	10570 	22992 	39970 	1002 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	863077 	845273 	1529266 	217786 	22530 	779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	578217 	579421 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2652 	409 	130 	68 	63 	73 	68 	45 	54 	42 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        43        40        16        16        16        16        30        30        39        29        48        42        43        48 
dram[1]:        44        45        27        33        16        16        17        16        30        30        42        42        46        44        46        46 
dram[2]:        36        40        45        25        16        16        16        16        30        29        44        42        42        46        44        44 
dram[3]:        43        46        46        44        17        16        16        16        31        29        44        43        45        43        46        39 
dram[4]:        43        46        47        45        16        16        16        16        30        30        45        29        45        47        45        46 
dram[5]:        45        45        43        37        16        16        16        16        30        29        46        45        46        45        44        41 
dram[6]:        44        42        43        43        16        16        17        16        29        30        32        43        43        45        44        43 
dram[7]:        41        44        37        39        16        16        16        16        30        30        41        44        39        44        32        42 
dram[8]:        42        42        40        28        16        16        17        16        30        30        41        44       101        45        40        43 
dram[9]:        48        44        40        33        16        16        16        16        33        33        44        48        42        47        34        45 
dram[10]:        46        46        37        44        17        16        16        16        33        33        40        46        46        44        46        45 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    231709    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    235616    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    236925    235127    266664    274128    233880    275627    255225    313083    237673    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    236961    265520    238576    526695    349571    362685    289887    446124    381675    233921    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    231872 
dram[6]:    235526    307636    354062    359713    284712    329934    301590    235059    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    234493    235552    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    236678    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    235937    234588    273559    335491    471074    291452    236602    516484    496384    236118    503333    279837    496868    493711    267311 
dram[10]:    443420    235421    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.675539  2.799727  2.895928  3.049128  2.546632  2.519645  2.555995  2.557641  2.698879  2.671724  2.685754  2.695771  2.803258  2.798246  2.551881  2.663584 
dram[1]:  2.737180  2.721268  2.824047  2.910741  2.538564  2.504599  2.517380  2.424725  2.635638  2.556818  2.829882  2.765690  2.809651  2.898396  2.646572  2.644366 
dram[2]:  2.751004  2.776882  2.734012  2.893779  2.477922  2.487867  2.509235  2.419471  2.588933  2.698006  2.742297  2.668901  2.830239  2.657471  2.695284  2.733967 
dram[3]:  2.846047  2.916177  2.967841  2.861230  2.505733  2.471264  2.577291  2.623149  2.599476  2.709585  2.647510  2.780654  2.699394  2.700865  2.647674  2.632606 
dram[4]:  2.777480  2.926301  2.874433  2.895863  2.481144  2.437975  2.520888  2.462217  2.616822  2.659218  2.682353  2.711957  2.718599  2.799745  2.647674  2.709977 
dram[5]:  2.836389  2.831956  2.923780  2.852123  2.547020  2.473273  2.567604  2.524652  2.635430  2.686883  2.702069  2.707124  2.744099  2.738916  2.655452  2.703143 
dram[6]:  2.732558  2.790107  2.855571  2.823446  2.503320  2.509259  2.491421  2.660950  2.666667  2.693260  2.634241  2.663116  2.789809  2.911376  2.587125  2.584530 
dram[7]:  2.667543  2.734478  2.782730  2.873512  2.497361  2.491003  2.528105  2.580688  2.644357  2.603675  2.631094  2.696053  2.874331  2.856952  2.641055  2.603881 
dram[8]:  2.826271  2.868056  2.809104  2.845815  2.494297  2.495238  2.641274  2.592053  2.624501  2.647218  2.734525  2.744770  3.224747  2.821429  2.624130  2.770389 
dram[9]:  2.873595  2.893314  2.879205  2.972581  2.515504  2.498003  2.574803  2.515033  2.725034  2.630810  2.681694  2.759494  2.773300  2.694275  2.652074  2.686088 
dram[10]:  2.779917  2.860690  2.990698  2.860150  2.501337  2.622857  2.514877  2.608054  2.649867  2.552941  2.775714  2.629482  2.783270  2.723926  2.689858  2.700980 
average row locality = 358766/133467 = 2.688050
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1544      1529      1433      1452      1460      1496      1456      1437      1391      1405      1395      1414      1596      1594      1597      1645 
dram[1]:      1564      1544      1446      1442      1453      1441      1415      1458      1422      1426      1397      1435      1510      1550      1603      1622 
dram[2]:      1546      1526      1422      1437      1445      1452      1446      1484      1403      1392      1410      1439      1544      1620      1610      1634 
dram[3]:      1544      1488      1466      1471      1467      1445      1426      1439      1423      1391      1470      1441      1581      1552      1621      1618 
dram[4]:      1553      1505      1426      1502      1432      1456      1441      1438      1403      1393      1456      1427      1586      1559      1624      1641 
dram[5]:      1508      1513      1434      1446      1451      1438      1446      1478      1455      1370      1412      1448      1566      1585      1623      1660 
dram[6]:      1576      1572      1521      1481      1418      1422      1488      1504      1449      1422      1461      1444      1567      1582      1632      1654 
dram[7]:      1510      1537      1474      1452      1446      1470      1433      1465      1437      1421      1435      1442      1552      1534      1645      1621 
dram[8]:      1508      1544      1441      1455      1463      1406      1430      1455      1434      1412      1426      1405      1569      1575      1614      1603 
dram[9]:      1532      1514      1417      1389      1450      1435      1468      1446      1412      1419      1414      1410      1567      1575      1647      1603 
dram[10]:      1514      1540      1444      1440      1428      1407      1465      1452      1424      1413      1413      1401      1560      1575      1619      1599 
total reads: 262099
bank skew: 1660/1370 = 1.21
chip skew: 24193/23694 = 1.02
number of total write accesses:
dram[0]:       567       526       487       472       506       492       484       471       536       532       528       562       641       639       641       659 
dram[1]:       571       516       480       482       456       465       468       523       560       599       516       548       586       618       636       631 
dram[2]:       509       540       459       470       463       496       456       529       562       502       548       552       590       692       619       668 
dram[3]:       508       495       472       529       500       490       458       510       563       503       603       600       646       633       656       675 
dram[4]:       519       520       474       528       476       470       490       517       557       511       596       569       665       636       653       695 
dram[5]:       503       543       484       502       472       459       472       519       598       535       547       604       643       639       666       662 
dram[6]:       539       515       555       518       467       475       545       513       599       536       570       556       623       619       699       685 
dram[7]:       520       533       524       479       447       468       501       486       578       563       562       607       598       603       658       660 
dram[8]:       493       521       472       483       505       428       477       502       537       539       562       563       985       637       648       605 
dram[9]:       514       520       466       454       497       441       494       478       580       562       549       552       635       637       655       656 
dram[10]:       507       534       485       462       443       429       479       491       574       540       530       579       636       645       662       605 
total reads: 96667
bank skew: 985/428 = 2.30
chip skew: 9014/8601 = 1.05
average mf latency per bank:
dram[0]:      34866     35392     36185     36116     35090     33868     36546     37517     36345     35259     33336     33449     31366     31672     29649     31004
dram[1]:      34469     35300     34740     35291     35039     35868     37100     34612     36023     32317     34091     33816     32123     31328     30439     30372
dram[2]:      35827     35268     36047     35359     36513     35085     37187     34815     33638     36198     32659     33043     32592     30234     31205     30634
dram[3]:      36168     35498     37297     33932     33741     35617     36425     35149     34065     34740     31060     31150     30892     31472     29465     29642
dram[4]:      36384     36085     36085     35860     37118     35115     35914     34640     35534     35306     31182     32780     31345     30823     30365     29321
dram[5]:      36675     35474     35923     35192     34746     35511     36830     35414     33954     33724     33312     31924     30478     31784     28979     29259
dram[6]:      33791     35695     34382     35846     35714     36044     34991     36898     34364     34200     33421     34037     31041     31872     29476     29067
dram[7]:      35458     34628     35404     36253     35529     35653     34178     37800     33724     33540     33676     32250     32027     31177     29678     29528
dram[8]:      36567     36386     36224     37794     35757     37995     36701     37112     34050     35800     32056     33526     30881     33261     29602     30940
dram[9]:      36411     35905     37434     36329     35567     36185     36321     37376     34501     35248     33284     32029     30390     31667     30455     30187
dram[10]:      36166     37798     37135     37406     36325     36895     36934     36155     33080     34899     34867     31732     32395     29895     30592     31272
maximum mf latency per bank:
dram[0]:     266508    266539    266920    266907    261763    264770    270762    270772    266408    275007    281909    280648    282255    282231    265148    265297
dram[1]:     266508    266508    265938    266949    261900    264876    270761    270764    266356    274753    280502    280469    282282    280216    265070    265360
dram[2]:     266509    266581    266837    268280    264903    264906    274831    270801    266391    266435    280493    280627    280196    280259    265393    265387
dram[3]:     266569    266555    268333    268186    264839    264913    270901    266638    266354    269157    280484    280674    282069    282085    265327    265381
dram[4]:     266631    266598    262811    266993    262146    262182    268161    268122    269203    269139    280755    280771    282091    282201    265338    265326
dram[5]:     266607    266287    266995    266889    262138    262192    268173    274808    269213    269158    281699    281735    282236    282266    265391    265437
dram[6]:     266289    267818    266909    266782    261925    264865    268159    274996    274740    267877    281911    281735    283040    283243    265346    265388
dram[7]:     265014    267796    266912    266885    274991    264911    266296    267995    269234    269251    280853    280974    282999    280273    265274    265300
dram[8]:     267586    267535    266021    265902    264873    264882    268099    268080    269422    269609    280936    281813    280768    280755    265237    265392
dram[9]:     266585    266597    262926    263048    262173    262263    268107    268127    269178    269261    281923    281873    280757    282233    265212    264936
dram[10]:     266637    266507    263004    265847    262173    262196    268170    268133    269219    269129    281916    281864    282275    282245    264909    264815
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14678280 n_nop=14537150 n_act=12110 n_pre=12094 n_req=32587 n_rd=95376 n_write=21550 bw_util=0.01593
n_activity=479479 dram_eff=0.4877
bk0: 6176a 14563746i bk1: 6116a 14566688i bk2: 5732a 14571777i bk3: 5808a 14571592i bk4: 5840a 14570363i bk5: 5984a 14563420i bk6: 5824a 14574350i bk7: 5748a 14571573i bk8: 5564a 14567888i bk9: 5620a 14569442i bk10: 5580a 14571680i bk11: 5656a 14569071i bk12: 6384a 14563209i bk13: 6376a 14560613i bk14: 6388a 14562272i bk15: 6580a 14553914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35921
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14678280 n_nop=14537859 n_act=12087 n_pre=12071 n_req=32383 n_rd=94912 n_write=21351 bw_util=0.01584
n_activity=475648 dram_eff=0.4889
bk0: 6256a 14569090i bk1: 6176a 14567932i bk2: 5784a 14578941i bk3: 5768a 14574340i bk4: 5812a 14569743i bk5: 5764a 14573823i bk6: 5660a 14579175i bk7: 5832a 14568903i bk8: 5688a 14567163i bk9: 5704a 14565004i bk10: 5588a 14573271i bk11: 5740a 14569733i bk12: 6040a 14573134i bk13: 6200a 14564210i bk14: 6412a 14562221i bk15: 6488a 14561691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346469
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14678280 n_nop=14537300 n_act=12195 n_pre=12179 n_req=32465 n_rd=95240 n_write=21366 bw_util=0.01589
n_activity=477154 dram_eff=0.4888
bk0: 6184a 14566791i bk1: 6104a 14570376i bk2: 5688a 14574422i bk3: 5748a 14576235i bk4: 5780a 14569687i bk5: 5808a 14564284i bk6: 5784a 14578871i bk7: 5936a 14567833i bk8: 5612a 14569931i bk9: 5568a 14570268i bk10: 5640a 14571171i bk11: 5756a 14565977i bk12: 6176a 14569087i bk13: 6480a 14552615i bk14: 6440a 14558594i bk15: 6536a 14555650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357751
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14678280 n_nop=14536891 n_act=12140 n_pre=12124 n_req=32684 n_rd=95372 n_write=21753 bw_util=0.01596
n_activity=482299 dram_eff=0.4857
bk0: 6176a 14571364i bk1: 5952a 14568235i bk2: 5864a 14573070i bk3: 5884a 14573252i bk4: 5868a 14570871i bk5: 5780a 14572086i bk6: 5704a 14572749i bk7: 5756a 14565242i bk8: 5692a 14566178i bk9: 5564a 14569797i bk10: 5880a 14564157i bk11: 5764a 14567379i bk12: 6324a 14562475i bk13: 6208a 14560680i bk14: 6484a 14560531i bk15: 6472a 14557327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360249
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14678280 n_nop=14536620 n_act=12219 n_pre=12203 n_req=32718 n_rd=95368 n_write=21870 bw_util=0.01597
n_activity=479816 dram_eff=0.4887
bk0: 6212a 14572762i bk1: 6020a 14570409i bk2: 5704a 14575826i bk3: 6008a 14567999i bk4: 5728a 14569095i bk5: 5824a 14567672i bk6: 5764a 14573306i bk7: 5752a 14564255i bk8: 5612a 14565697i bk9: 5572a 14568485i bk10: 5824a 14568209i bk11: 5708a 14567980i bk12: 6344a 14562764i bk13: 6236a 14562858i bk14: 6496a 14559144i bk15: 6564a 14560299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363428
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14678280 n_nop=14536972 n_act=12143 n_pre=12127 n_req=32681 n_rd=95332 n_write=21706 bw_util=0.01595
n_activity=484317 dram_eff=0.4833
bk0: 6032a 14570092i bk1: 6052a 14568544i bk2: 5736a 14574866i bk3: 5784a 14572702i bk4: 5804a 14573561i bk5: 5752a 14575157i bk6: 5784a 14575334i bk7: 5912a 14574301i bk8: 5820a 14565612i bk9: 5480a 14576003i bk10: 5648a 14573617i bk11: 5792a 14568957i bk12: 6264a 14563307i bk13: 6340a 14559148i bk14: 6492a 14561451i bk15: 6640a 14559558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351262
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14678280 n_nop=14534493 n_act=12404 n_pre=12388 n_req=33207 n_rd=96772 n_write=22223 bw_util=0.01621
n_activity=489845 dram_eff=0.4858
bk0: 6304a 14564774i bk1: 6288a 14567862i bk2: 6084a 14565428i bk3: 5924a 14567203i bk4: 5672a 14570563i bk5: 5688a 14570628i bk6: 5952a 14571448i bk7: 6016a 14572211i bk8: 5796a 14561950i bk9: 5688a 14568063i bk10: 5844a 14571015i bk11: 5776a 14569784i bk12: 6268a 14557850i bk13: 6328a 14564041i bk14: 6528a 14554427i bk15: 6616a 14558292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362642
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14678280 n_nop=14536639 n_act=12252 n_pre=12236 n_req=32661 n_rd=95496 n_write=21657 bw_util=0.01596
n_activity=483745 dram_eff=0.4844
bk0: 6040a 14571005i bk1: 6148a 14572331i bk2: 5896a 14571299i bk3: 5808a 14571974i bk4: 5784a 14573959i bk5: 5880a 14571173i bk6: 5732a 14573665i bk7: 5860a 14574711i bk8: 5748a 14567423i bk9: 5684a 14567902i bk10: 5740a 14567997i bk11: 5768a 14566123i bk12: 6208a 14564639i bk13: 6136a 14563344i bk14: 6580a 14559070i bk15: 6484a 14560460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356481
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14678280 n_nop=14537911 n_act=11958 n_pre=11942 n_req=32697 n_rd=94960 n_write=21509 bw_util=0.01587
n_activity=478033 dram_eff=0.4873
bk0: 6032a 14571002i bk1: 6176a 14571733i bk2: 5764a 14574141i bk3: 5820a 14571505i bk4: 5852a 14566183i bk5: 5624a 14572535i bk6: 5720a 14574861i bk7: 5820a 14572618i bk8: 5736a 14569512i bk9: 5648a 14566765i bk10: 5704a 14573922i bk11: 5620a 14567705i bk12: 6276a 14567422i bk13: 6300a 14564023i bk14: 6456a 14564406i bk15: 6412a 14560980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354409
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14678280 n_nop=14538176 n_act=11992 n_pre=11976 n_req=32388 n_rd=94792 n_write=21344 bw_util=0.01582
n_activity=478121 dram_eff=0.4858
bk0: 6128a 14571703i bk1: 6056a 14571462i bk2: 5668a 14576055i bk3: 5556a 14576739i bk4: 5800a 14570417i bk5: 5740a 14575105i bk6: 5872a 14568638i bk7: 5784a 14573024i bk8: 5648a 14566048i bk9: 5676a 14568425i bk10: 5656a 14572970i bk11: 5640a 14570908i bk12: 6268a 14567073i bk13: 6300a 14562422i bk14: 6588a 14558451i bk15: 6412a 14562286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358644
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14678280 n_nop=14538448 n_act=11968 n_pre=11952 n_req=32295 n_rd=94776 n_write=21136 bw_util=0.01579
n_activity=476748 dram_eff=0.4863
bk0: 6056a 14569034i bk1: 6160a 14568376i bk2: 5776a 14574431i bk3: 5760a 14574660i bk4: 5712a 14572542i bk5: 5628a 14571253i bk6: 5860a 14575530i bk7: 5808a 14571498i bk8: 5696a 14569160i bk9: 5652a 14565394i bk10: 5652a 14567980i bk11: 5604a 14565095i bk12: 6240a 14561115i bk13: 6300a 14558853i bk14: 6476a 14562192i bk15: 6396a 14562899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356249

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11872, Miss_rate = 0.057, Pending_hits = 1828, Reservation_fails = 7
L2_cache_bank[1]: Access = 210322, Miss = 11972, Miss_rate = 0.057, Pending_hits = 1844, Reservation_fails = 6
L2_cache_bank[2]: Access = 209466, Miss = 11810, Miss_rate = 0.056, Pending_hits = 1774, Reservation_fails = 16
L2_cache_bank[3]: Access = 209934, Miss = 11918, Miss_rate = 0.057, Pending_hits = 1823, Reservation_fails = 7
L2_cache_bank[4]: Access = 209540, Miss = 11826, Miss_rate = 0.056, Pending_hits = 1792, Reservation_fails = 5
L2_cache_bank[5]: Access = 210392, Miss = 11984, Miss_rate = 0.057, Pending_hits = 1776, Reservation_fails = 8
L2_cache_bank[6]: Access = 210689, Miss = 11998, Miss_rate = 0.057, Pending_hits = 1808, Reservation_fails = 18
L2_cache_bank[7]: Access = 209302, Miss = 11845, Miss_rate = 0.057, Pending_hits = 1808, Reservation_fails = 17
L2_cache_bank[8]: Access = 210327, Miss = 11921, Miss_rate = 0.057, Pending_hits = 1856, Reservation_fails = 7
L2_cache_bank[9]: Access = 209957, Miss = 11921, Miss_rate = 0.057, Pending_hits = 1830, Reservation_fails = 16
L2_cache_bank[10]: Access = 210261, Miss = 11895, Miss_rate = 0.057, Pending_hits = 1772, Reservation_fails = 17
L2_cache_bank[11]: Access = 210055, Miss = 11938, Miss_rate = 0.057, Pending_hits = 1880, Reservation_fails = 10
L2_cache_bank[12]: Access = 210465, Miss = 12112, Miss_rate = 0.058, Pending_hits = 1865, Reservation_fails = 13
L2_cache_bank[13]: Access = 210869, Miss = 12081, Miss_rate = 0.057, Pending_hits = 1804, Reservation_fails = 18
L2_cache_bank[14]: Access = 209940, Miss = 11932, Miss_rate = 0.057, Pending_hits = 1815, Reservation_fails = 6
L2_cache_bank[15]: Access = 210618, Miss = 11942, Miss_rate = 0.057, Pending_hits = 1791, Reservation_fails = 8
L2_cache_bank[16]: Access = 244634, Miss = 11885, Miss_rate = 0.049, Pending_hits = 2117, Reservation_fails = 4
L2_cache_bank[17]: Access = 209736, Miss = 11855, Miss_rate = 0.057, Pending_hits = 1786, Reservation_fails = 5
L2_cache_bank[18]: Access = 208560, Miss = 11907, Miss_rate = 0.057, Pending_hits = 1809, Reservation_fails = 15
L2_cache_bank[19]: Access = 208272, Miss = 11791, Miss_rate = 0.057, Pending_hits = 1760, Reservation_fails = 11
L2_cache_bank[20]: Access = 208064, Miss = 11867, Miss_rate = 0.057, Pending_hits = 1842, Reservation_fails = 11
L2_cache_bank[21]: Access = 209003, Miss = 11827, Miss_rate = 0.057, Pending_hits = 1803, Reservation_fails = 7
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 262099
L2_total_cache_miss_rate = 0.0564
L2_total_cache_pending_hits = 40183
L2_total_cache_reservation_fails = 232
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3226297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1120722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44781
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 231
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.98431
	minimum = 6
	maximum = 80
Network latency average = 8.60583
	minimum = 6
	maximum = 55
Slowest packet = 9127184
Flit latency average = 8.30237
	minimum = 6
	maximum = 55
Slowest flit = 15746409
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00182101
	minimum = 0.00143924 (at node 27)
	maximum = 0.00214961 (at node 32)
Accepted packet rate average = 0.00182101
	minimum = 0.00143924 (at node 27)
	maximum = 0.00214961 (at node 32)
Injected flit rate average = 0.00282646
	minimum = 0.00151801 (at node 27)
	maximum = 0.00440314 (at node 32)
Accepted flit rate average= 0.00282646
	minimum = 0.00208413 (at node 39)
	maximum = 0.00382707 (at node 4)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.403 (19 samples)
	minimum = 6 (19 samples)
	maximum = 506.368 (19 samples)
Network latency average = 21.5965 (19 samples)
	minimum = 6 (19 samples)
	maximum = 378 (19 samples)
Flit latency average = 22.4484 (19 samples)
	minimum = 6 (19 samples)
	maximum = 377.368 (19 samples)
Fragmentation average = 0.00695284 (19 samples)
	minimum = 0 (19 samples)
	maximum = 118.842 (19 samples)
Injected packet rate average = 0.0295093 (19 samples)
	minimum = 0.0241041 (19 samples)
	maximum = 0.106702 (19 samples)
Accepted packet rate average = 0.0295093 (19 samples)
	minimum = 0.0241041 (19 samples)
	maximum = 0.106702 (19 samples)
Injected flit rate average = 0.0452974 (19 samples)
	minimum = 0.0309759 (19 samples)
	maximum = 0.128336 (19 samples)
Accepted flit rate average = 0.0452974 (19 samples)
	minimum = 0.0330089 (19 samples)
	maximum = 0.200893 (19 samples)
Injected packet size average = 1.53502 (19 samples)
Accepted packet size average = 1.53502 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 35 min, 46 sec (9346 sec)
gpgpu_simulation_rate = 12989 (inst/sec)
gpgpu_simulation_rate = 1302 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3270
gpu_sim_insn = 4446854
gpu_ipc =    1359.8942
gpu_tot_sim_cycle = 12399388
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =      10.1494
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3310341
gpu_stall_icnt2sh    = 11245953
partiton_reqs_in_parallel = 71940
partiton_reqs_in_parallel_total    = 170598207
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.7644
partiton_reqs_in_parallel_util = 71940
partiton_reqs_in_parallel_util_total    = 170598207
gpu_sim_cycle_parition_util = 3270
gpu_tot_sim_cycle_parition_util    = 7897601
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6014
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     237.4238 GB/Sec
L2_BW_total  =      35.6033 GB/Sec
gpu_total_sim_rate=13446

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6819, 7120, 6984, 7091, 7301, 6773, 7535, 7321, 7351, 7018, 7058, 7216, 7476, 7294, 7894, 6515, 6628, 5902, 6137, 7147, 6022, 6360, 6110, 6462, 6176, 6325, 6461, 6536, 6309, 6492, 6716, 6589, 5729, 5206, 5823, 5685, 5815, 5532, 5830, 5099, 5264, 5580, 5900, 5560, 5366, 5523, 5229, 5553, 5406, 4745, 5023, 5503, 5086, 4716, 4794, 4781, 4575, 5186, 5135, 4954, 4976, 4496, 4773, 4977, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 12500216
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12401326
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 94004
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14179093	W0_Idle:135026962	W0_Scoreboard:280586855	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1523 
maxdqlatency = 0 
maxmflatency = 283243 
averagemflatency = 2614 
max_icnt2mem_latency = 282966 
max_icnt2sh_latency = 12399387 
mrq_lat_table:165400 	4561 	6020 	37822 	21955 	17842 	24722 	34142 	35333 	11282 	486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3470770 	1012325 	46753 	19009 	4342 	5977 	13530 	10098 	10594 	22972 	39950 	1045 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1058669 	247450 	1465247 	750661 	467831 	481756 	65639 	7705 	5019 	3801 	5940 	13389 	9885 	10570 	22992 	39970 	1002 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	869799 	846559 	1529429 	217786 	22530 	779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	578217 	579441 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2659 	409 	130 	68 	63 	73 	68 	45 	54 	42 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        43        40        16        16        16        16        30        30        39        29        48        42        43        48 
dram[1]:        44        45        27        33        16        16        17        16        30        30        42        42        46        44        46        46 
dram[2]:        36        40        45        25        16        16        16        16        30        29        44        42        42        46        44        44 
dram[3]:        43        46        46        44        17        16        16        16        31        29        44        43        45        43        46        39 
dram[4]:        43        46        47        45        16        16        16        16        30        30        45        29        45        47        45        46 
dram[5]:        45        45        43        37        16        16        16        16        30        29        46        45        46        45        44        41 
dram[6]:        44        42        43        43        16        16        17        16        29        30        32        43        43        45        44        43 
dram[7]:        41        44        37        39        16        16        16        16        30        30        41        44        39        44        32        42 
dram[8]:        42        42        40        28        16        16        17        16        30        30        41        44       101        45        40        43 
dram[9]:        48        44        40        33        16        16        16        16        33        33        44        48        42        47        34        45 
dram[10]:        46        46        37        44        17        16        16        16        33        33        40        46        46        44        46        45 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    231709    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    235616    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    236925    235127    266664    274128    233880    275627    255225    313083    237673    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    236961    265520    238576    526695    349571    362685    289887    446124    381675    233921    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    231872 
dram[6]:    235526    307636    354062    359713    284712    329934    301590    235059    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    234493    235552    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    236678    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    235937    234588    273559    335491    471074    291452    236602    516484    496384    236118    503333    279837    496868    493711    267311 
dram[10]:    443420    235421    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.675539  2.799727  2.895928  3.049128  2.551100  2.525982  2.556579  2.564343  2.697350  2.669876  2.685237  2.693352  2.802747  2.806008  2.556442  2.669746 
dram[1]:  2.737180  2.721268  2.824047  2.910741  2.545213  2.503937  2.519359  2.427873  2.634437  2.557377  2.818448  2.758668  2.817938  2.898531  2.652482  2.649472 
dram[2]:  2.751004  2.776882  2.734012  2.893779  2.487678  2.488520  2.515152  2.422569  2.583224  2.693069  2.737796  2.669344  2.840158  2.660161  2.700483  2.743468 
dram[3]:  2.846047  2.916177  2.967841  2.861230  2.505089  2.471939  2.585499  2.623656  2.595579  2.707561  2.650510  2.774763  2.702179  2.704938  2.653891  2.635321 
dram[4]:  2.777480  2.926301  2.874433  2.895863  2.484416  2.439950  2.525424  2.462893  2.619174  2.655555  2.675325  2.709066  2.721687  2.805095  2.652729  2.711472 
dram[5]:  2.836389  2.831956  2.923780  2.852123  2.552910  2.480469  2.574297  2.527778  2.634271  2.684507  2.698217  2.704875  2.751238  2.743558  2.661645  2.706977 
dram[6]:  2.732558  2.790107  2.855571  2.823446  2.507957  2.514550  2.495716  2.664032  2.674902  2.693570  2.642487  2.664011  2.793147  2.916777  2.594895  2.587196 
dram[7]:  2.667543  2.734478  2.782730  2.873512  2.501319  2.494223  2.533333  2.587847  2.644444  2.606021  2.628947  2.700394  2.877170  2.866310  2.644903  2.614595 
dram[8]:  2.826271  2.868056  2.809104  2.845815  2.499366  2.495924  2.646814  2.599206  2.624668  2.643243  2.732143  2.740278  3.225157  2.822930  2.628042  2.779449 
dram[9]:  2.873595  2.893314  2.879205  2.972581  2.517419  2.503329  2.577982  2.514360  2.727149  2.633113  2.686221  2.755961  2.777359  2.697815  2.657834  2.685273 
dram[10]:  2.779917  2.860690  2.990698  2.860150  2.509358  2.621969  2.519380  2.608579  2.648613  2.553385  2.767376  2.629139  2.772613  2.723039  2.691765  2.699266 
average row locality = 359565/133678 = 2.689784
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1544      1529      1433      1452      1466      1501      1459      1442      1397      1408      1399      1421      1602      1600      1600      1650 
dram[1]:      1564      1544      1446      1442      1458      1443      1419      1463      1428      1429      1406      1439      1516      1552      1607      1627 
dram[2]:      1546      1526      1422      1437      1455      1455      1453      1489      1407      1399      1414      1442      1554      1624      1617      1639 
dram[3]:      1544      1488      1466      1471      1469      1448      1432      1442      1431      1394      1475      1444      1585      1555      1627      1621 
dram[4]:      1553      1505      1426      1502      1437      1460      1447      1441      1409      1399      1462      1432      1593      1564      1630      1644 
dram[5]:      1508      1513      1434      1446      1458      1446      1451      1483      1461      1371      1418      1449      1574      1593      1628      1665 
dram[6]:      1576      1572      1521      1481      1424      1426      1494      1509      1457      1431      1470      1449      1575      1587      1638      1659 
dram[7]:      1510      1537      1474      1452      1449      1475      1437      1473      1443      1427      1436      1448      1555      1539      1649      1629 
dram[8]:      1508      1544      1441      1455      1467      1409      1434      1463      1441      1416      1427      1409      1574      1579      1618      1611 
dram[9]:      1532      1514      1417      1389      1454      1439      1473      1448      1418      1424      1420      1412      1572      1582      1652      1605 
dram[10]:      1514      1540      1444      1440      1434      1409      1471      1455      1430      1420      1419      1405      1566      1577      1624      1602 
total reads: 262758
bank skew: 1665/1371 = 1.21
chip skew: 24269/23750 = 1.02
number of total write accesses:
dram[0]:       567       526       487       472       506       492       484       471       537       533       529       564       643       642       642       662 
dram[1]:       571       516       480       482       456       465       468       523       561       599       519       550       589       619       637       633 
dram[2]:       509       540       459       470       463       496       456       529       564       505       549       552       596       693       619       671 
dram[3]:       508       495       472       529       500       490       458       510       565       504       603       601       647       636       658       677 
dram[4]:       519       520       474       528       476       470       490       517       558       513       598       570       666       638       654       696 
dram[5]:       503       543       484       502       472       459       472       519       599       535       549       604       649       643       669       663 
dram[6]:       539       515       555       518       467       475       545       513       600       538       570       557       626       621       700       685 
dram[7]:       520       533       524       479       447       468       501       486       580       564       562       607       600       605       660       664 
dram[8]:       493       521       472       483       505       428       477       502       538       540       562       564       990       637       650       607 
dram[9]:       514       520       466       454       497       441       494       478       581       564       549       553       636       641       655       656 
dram[10]:       507       534       485       462       443       429       479       491       575       541       532       580       641       645       664       606 
total reads: 96807
bank skew: 990/428 = 2.31
chip skew: 9024/8614 = 1.05
average mf latency per bank:
dram[0]:      34866     35392     36185     36116     34987     33787     36495     37424     36219     35192     33255     33303     31259     31550     29600     30901
dram[1]:      34469     35300     34740     35291     34952     35834     37026     34530     35902     32274     33885     33719     31991     31289     30376     30282
dram[2]:      35827     35268     36047     35359     36328     35035     37056     34734     33541     36013     32581     32998     32355     30173     31113     30532
dram[3]:      36168     35498     37297     33932     33710     35566     36315     35100     33900     34672     30990     31094     30827     31390     29367     29581
dram[4]:      36384     36085     36085     35860     37025     35046     35809     34591     35413     35164     31066     32687     31239     30729     30277     29275
dram[5]:      36675     35474     35923     35192     34624     35366     36740     35330     33844     33711     33182     31913     30291     31618     28883     29188
dram[6]:      33791     35695     34382     35846     35605     35972     34893     36811     34219     34015     33279     33941     30891     31775     29393     29009
dram[7]:      35458     34628     35404     36253     35476     35566     34113     37652     33596     33428     33663     32161     31957     31080     29605     29378
dram[8]:      36567     36386     36224     37794     35689     37937     36629     36966     33918     35713     32044     33446     30765     33205     29528     30806
dram[9]:      36411     35905     37434     36329     35498     36113     36234     37342     34385     35128     33188     31985     30312     31515     30394     30165
dram[10]:      36166     37798     37135     37406     36213     36859     36825     36104     32970     34762     34729     31657     32239     29872     30503     31219
maximum mf latency per bank:
dram[0]:     266508    266539    266920    266907    261763    264770    270762    270772    266408    275007    281909    280648    282255    282231    265148    265297
dram[1]:     266508    266508    265938    266949    261900    264876    270761    270764    266356    274753    280502    280469    282282    280216    265070    265360
dram[2]:     266509    266581    266837    268280    264903    264906    274831    270801    266391    266435    280493    280627    280196    280259    265393    265387
dram[3]:     266569    266555    268333    268186    264839    264913    270901    266638    266354    269157    280484    280674    282069    282085    265327    265381
dram[4]:     266631    266598    262811    266993    262146    262182    268161    268122    269203    269139    280755    280771    282091    282201    265338    265326
dram[5]:     266607    266287    266995    266889    262138    262192    268173    274808    269213    269158    281699    281735    282236    282266    265391    265437
dram[6]:     266289    267818    266909    266782    261925    264865    268159    274996    274740    267877    281911    281735    283040    283243    265346    265388
dram[7]:     265014    267796    266912    266885    274991    264911    266296    267995    269234    269251    280853    280974    282999    280273    265274    265300
dram[8]:     267586    267535    266021    265902    264873    264882    268099    268080    269422    269609    280936    281813    280768    280755    265237    265392
dram[9]:     266585    266597    262926    263048    262173    262263    268107    268127    269178    269261    281923    281873    280757    282233    265212    264936
dram[10]:     266637    266507    263004    265847    262173    262196    268170    268133    269219    269129    281916    281864    282275    282245    264909    264815
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14684351 n_nop=14542893 n_act=12128 n_pre=12112 n_req=32660 n_rd=95612 n_write=21606 bw_util=0.01597
n_activity=480897 dram_eff=0.4875
bk0: 6176a 14569814i bk1: 6116a 14572757i bk2: 5732a 14577847i bk3: 5808a 14577664i bk4: 5864a 14576360i bk5: 6004a 14569370i bk6: 5836a 14580371i bk7: 5768a 14577604i bk8: 5588a 14573842i bk9: 5632a 14575431i bk10: 5596a 14577669i bk11: 5684a 14574960i bk12: 6408a 14569090i bk13: 6400a 14566508i bk14: 6400a 14568312i bk15: 6600a 14559876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359072
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14684351 n_nop=14543616 n_act=12108 n_pre=12092 n_req=32451 n_rd=95132 n_write=21403 bw_util=0.01587
n_activity=477041 dram_eff=0.4886
bk0: 6256a 14575159i bk1: 6176a 14574001i bk2: 5784a 14585012i bk3: 5768a 14580412i bk4: 5832a 14575745i bk5: 5772a 14579847i bk6: 5676a 14585193i bk7: 5852a 14574912i bk8: 5712a 14573110i bk9: 5716a 14571021i bk10: 5624a 14579065i bk11: 5756a 14575655i bk12: 6064a 14579106i bk13: 6208a 14570212i bk14: 6428a 14568229i bk15: 6508a 14567646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346343
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14684351 n_nop=14542987 n_act=12217 n_pre=12201 n_req=32550 n_rd=95516 n_write=21430 bw_util=0.01593
n_activity=478795 dram_eff=0.4885
bk0: 6184a 14572861i bk1: 6104a 14576447i bk2: 5688a 14580493i bk3: 5748a 14582306i bk4: 5820a 14575637i bk5: 5820a 14570250i bk6: 5812a 14584868i bk7: 5956a 14573837i bk8: 5628a 14575858i bk9: 5596a 14576112i bk10: 5656a 14577133i bk11: 5768a 14572001i bk12: 6216a 14574864i bk13: 6496a 14558508i bk14: 6468a 14564585i bk15: 6556a 14561586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357642
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14684351 n_nop=14542682 n_act=12158 n_pre=12142 n_req=32745 n_rd=95568 n_write=21801 bw_util=0.01599
n_activity=483565 dram_eff=0.4854
bk0: 6176a 14577431i bk1: 5952a 14574302i bk2: 5864a 14579139i bk3: 5884a 14579325i bk4: 5876a 14576898i bk5: 5792a 14578079i bk6: 5728a 14578752i bk7: 5768a 14571244i bk8: 5724a 14572066i bk9: 5576a 14575785i bk10: 5900a 14570169i bk11: 5776a 14573343i bk12: 6340a 14568451i bk13: 6220a 14566643i bk14: 6508a 14566498i bk15: 6484a 14563316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360111
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14684351 n_nop=14542353 n_act=12242 n_pre=12226 n_req=32791 n_rd=95616 n_write=21914 bw_util=0.01601
n_activity=481291 dram_eff=0.4884
bk0: 6212a 14578831i bk1: 6020a 14576479i bk2: 5704a 14581896i bk3: 6008a 14574069i bk4: 5748a 14575099i bk5: 5840a 14573671i bk6: 5788a 14579310i bk7: 5764a 14570276i bk8: 5636a 14571674i bk9: 5596a 14574396i bk10: 5848a 14574061i bk11: 5728a 14573916i bk12: 6372a 14568709i bk13: 6256a 14568775i bk14: 6520a 14565114i bk15: 6576a 14566319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.363294
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14684351 n_nop=14542675 n_act=12163 n_pre=12147 n_req=32763 n_rd=95592 n_write=21774 bw_util=0.01599
n_activity=485802 dram_eff=0.4832
bk0: 6032a 14576156i bk1: 6052a 14574611i bk2: 5736a 14580933i bk3: 5784a 14578773i bk4: 5832a 14579523i bk5: 5784a 14581060i bk6: 5804a 14581336i bk7: 5932a 14580305i bk8: 5844a 14571569i bk9: 5484a 14582043i bk10: 5672a 14579531i bk11: 5796a 14574998i bk12: 6296a 14569105i bk13: 6372a 14564934i bk14: 6512a 14567385i bk15: 6660a 14565542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.351154
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14684351 n_nop=14540188 n_act=12420 n_pre=12404 n_req=33293 n_rd=97076 n_write=22263 bw_util=0.01625
n_activity=491375 dram_eff=0.4857
bk0: 6304a 14570841i bk1: 6288a 14573932i bk2: 6084a 14571499i bk3: 5924a 14573275i bk4: 5696a 14576568i bk5: 5704a 14576633i bk6: 5976a 14577457i bk7: 6036a 14578200i bk8: 5828a 14567936i bk9: 5724a 14573946i bk10: 5880a 14576995i bk11: 5796a 14575738i bk12: 6300a 14563742i bk13: 6348a 14569975i bk14: 6552a 14560424i bk15: 6636a 14564291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362504
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14684351 n_nop=14542398 n_act=12264 n_pre=12248 n_req=32733 n_rd=95732 n_write=21709 bw_util=0.016
n_activity=484940 dram_eff=0.4844
bk0: 6040a 14577072i bk1: 6148a 14578401i bk2: 5896a 14577370i bk3: 5808a 14578046i bk4: 5796a 14580011i bk5: 5900a 14577186i bk6: 5748a 14579709i bk7: 5892a 14580665i bk8: 5772a 14573355i bk9: 5708a 14573843i bk10: 5744a 14574033i bk11: 5792a 14572123i bk12: 6220a 14570620i bk13: 6156a 14569298i bk14: 6596a 14565027i bk15: 6516a 14566364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35635
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14684351 n_nop=14543680 n_act=11976 n_pre=11960 n_req=32765 n_rd=95184 n_write=21551 bw_util=0.0159
n_activity=479380 dram_eff=0.487
bk0: 6032a 14577072i bk1: 6176a 14577804i bk2: 5764a 14580212i bk3: 5820a 14577576i bk4: 5868a 14572227i bk5: 5636a 14578552i bk6: 5736a 14580908i bk7: 5852a 14578600i bk8: 5764a 14575423i bk9: 5664a 14572727i bk10: 5708a 14579958i bk11: 5636a 14573671i bk12: 6296a 14573280i bk13: 6316a 14570035i bk14: 6472a 14570389i bk15: 6444a 14566916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354278
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14684351 n_nop=14543969 n_act=12007 n_pre=11991 n_req=32450 n_rd=95004 n_write=21380 bw_util=0.01585
n_activity=479252 dram_eff=0.4857
bk0: 6128a 14577770i bk1: 6056a 14577532i bk2: 5668a 14582125i bk3: 5556a 14582810i bk4: 5816a 14576433i bk5: 5756a 14581109i bk6: 5892a 14574652i bk7: 5792a 14579059i bk8: 5672a 14572011i bk9: 5696a 14574390i bk10: 5680a 14578960i bk11: 5648a 14576913i bk12: 6288a 14573055i bk13: 6328a 14568306i bk14: 6608a 14564480i bk15: 6420a 14568315i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358512
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14684351 n_nop=14544187 n_act=11996 n_pre=11980 n_req=32364 n_rd=95000 n_write=21188 bw_util=0.01582
n_activity=478359 dram_eff=0.4858
bk0: 6056a 14575098i bk1: 6160a 14574444i bk2: 5776a 14580503i bk3: 5760a 14580732i bk4: 5736a 14578571i bk5: 5636a 14577286i bk6: 5884a 14581536i bk7: 5820a 14577523i bk8: 5720a 14575113i bk9: 5680a 14571316i bk10: 5676a 14573871i bk11: 5620a 14571056i bk12: 6264a 14566895i bk13: 6308a 14564879i bk14: 6496a 14568119i bk15: 6408a 14568890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356121

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11900, Miss_rate = 0.057, Pending_hits = 1897, Reservation_fails = 7
L2_cache_bank[1]: Access = 210694, Miss = 12003, Miss_rate = 0.057, Pending_hits = 1916, Reservation_fails = 6
L2_cache_bank[2]: Access = 209838, Miss = 11844, Miss_rate = 0.056, Pending_hits = 1862, Reservation_fails = 16
L2_cache_bank[3]: Access = 210306, Miss = 11939, Miss_rate = 0.057, Pending_hits = 1882, Reservation_fails = 7
L2_cache_bank[4]: Access = 209912, Miss = 11868, Miss_rate = 0.057, Pending_hits = 1894, Reservation_fails = 5
L2_cache_bank[5]: Access = 210764, Miss = 12011, Miss_rate = 0.057, Pending_hits = 1839, Reservation_fails = 8
L2_cache_bank[6]: Access = 211062, Miss = 12029, Miss_rate = 0.057, Pending_hits = 1890, Reservation_fails = 18
L2_cache_bank[7]: Access = 209674, Miss = 11863, Miss_rate = 0.057, Pending_hits = 1857, Reservation_fails = 17
L2_cache_bank[8]: Access = 210700, Miss = 11957, Miss_rate = 0.057, Pending_hits = 1955, Reservation_fails = 7
L2_cache_bank[9]: Access = 210329, Miss = 11947, Miss_rate = 0.057, Pending_hits = 1897, Reservation_fails = 16
L2_cache_bank[10]: Access = 210637, Miss = 11932, Miss_rate = 0.057, Pending_hits = 1862, Reservation_fails = 17
L2_cache_bank[11]: Access = 210428, Miss = 11966, Miss_rate = 0.057, Pending_hits = 1952, Reservation_fails = 10
L2_cache_bank[12]: Access = 210840, Miss = 12155, Miss_rate = 0.058, Pending_hits = 1982, Reservation_fails = 13
L2_cache_bank[13]: Access = 211242, Miss = 12114, Miss_rate = 0.057, Pending_hits = 1878, Reservation_fails = 18
L2_cache_bank[14]: Access = 210315, Miss = 11953, Miss_rate = 0.057, Pending_hits = 1870, Reservation_fails = 6
L2_cache_bank[15]: Access = 210991, Miss = 11980, Miss_rate = 0.057, Pending_hits = 1889, Reservation_fails = 8
L2_cache_bank[16]: Access = 245010, Miss = 11910, Miss_rate = 0.049, Pending_hits = 2179, Reservation_fails = 4
L2_cache_bank[17]: Access = 210104, Miss = 11886, Miss_rate = 0.057, Pending_hits = 1864, Reservation_fails = 5
L2_cache_bank[18]: Access = 208928, Miss = 11938, Miss_rate = 0.057, Pending_hits = 1894, Reservation_fails = 15
L2_cache_bank[19]: Access = 208640, Miss = 11813, Miss_rate = 0.057, Pending_hits = 1816, Reservation_fails = 11
L2_cache_bank[20]: Access = 208436, Miss = 11902, Miss_rate = 0.057, Pending_hits = 1938, Reservation_fails = 11
L2_cache_bank[21]: Access = 209375, Miss = 11848, Miss_rate = 0.057, Pending_hits = 1851, Reservation_fails = 7
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 262758
L2_total_cache_miss_rate = 0.0564
L2_total_cache_pending_hits = 41864
L2_total_cache_reservation_fails = 232
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3232130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1120740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44782
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 231
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61342
	minimum = 6
	maximum = 52
Network latency average = 8.35368
	minimum = 6
	maximum = 50
Slowest packet = 9304512
Flit latency average = 8.26395
	minimum = 6
	maximum = 49
Slowest flit = 16020586
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0501132
	minimum = 0.0440502 (at node 0)
	maximum = 0.0575099 (at node 38)
Accepted packet rate average = 0.0501132
	minimum = 0.0440502 (at node 0)
	maximum = 0.0575099 (at node 38)
Injected flit rate average = 0.0751698
	minimum = 0.0440502 (at node 0)
	maximum = 0.114408 (at node 38)
Accepted flit rate average= 0.0751698
	minimum = 0.0562863 (at node 45)
	maximum = 0.0942184 (at node 20)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.0635 (20 samples)
	minimum = 6 (20 samples)
	maximum = 483.65 (20 samples)
Network latency average = 20.9344 (20 samples)
	minimum = 6 (20 samples)
	maximum = 361.6 (20 samples)
Flit latency average = 21.7392 (20 samples)
	minimum = 6 (20 samples)
	maximum = 360.95 (20 samples)
Fragmentation average = 0.0066052 (20 samples)
	minimum = 0 (20 samples)
	maximum = 112.9 (20 samples)
Injected packet rate average = 0.0305395 (20 samples)
	minimum = 0.0251014 (20 samples)
	maximum = 0.104242 (20 samples)
Accepted packet rate average = 0.0305395 (20 samples)
	minimum = 0.0251014 (20 samples)
	maximum = 0.104242 (20 samples)
Injected flit rate average = 0.046791 (20 samples)
	minimum = 0.0316296 (20 samples)
	maximum = 0.12764 (20 samples)
Accepted flit rate average = 0.046791 (20 samples)
	minimum = 0.0341728 (20 samples)
	maximum = 0.195559 (20 samples)
Injected packet size average = 1.53215 (20 samples)
Accepted packet size average = 1.53215 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 35 min, 59 sec (9359 sec)
gpgpu_simulation_rate = 13446 (inst/sec)
gpgpu_simulation_rate = 1324 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 5106
gpu_sim_insn = 4970317
gpu_ipc =     973.4268
gpu_tot_sim_cycle = 12631716
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =      10.3562
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3310341
gpu_stall_icnt2sh    = 11245974
partiton_reqs_in_parallel = 112332
partiton_reqs_in_parallel_total    = 170670147
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.5201
partiton_reqs_in_parallel_util = 112332
partiton_reqs_in_parallel_util_total    = 170670147
gpu_sim_cycle_parition_util = 5106
gpu_tot_sim_cycle_parition_util    = 7900871
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6017
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =     152.4415 GB/Sec
L2_BW_total  =      35.0101 GB/Sec
gpu_total_sim_rate=13956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194958
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6934, 7235, 7099, 7206, 7416, 6888, 7650, 7436, 7466, 7133, 7173, 7331, 7591, 7409, 8009, 6630, 6743, 6017, 6252, 7262, 6137, 6475, 6225, 6577, 6291, 6440, 6576, 6651, 6424, 6607, 6831, 6704, 5821, 5298, 5915, 5777, 5907, 5624, 5922, 5191, 5356, 5672, 5992, 5652, 5458, 5615, 5321, 5645, 5498, 4837, 5115, 5595, 5178, 4808, 4886, 4873, 4667, 5278, 5227, 5046, 5068, 4588, 4865, 5069, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 12500216
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12401326
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 94004
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14200505	W0_Idle:135034764	W0_Scoreboard:280614861	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1523 
maxdqlatency = 0 
maxmflatency = 283243 
averagemflatency = 2609 
max_icnt2mem_latency = 282966 
max_icnt2sh_latency = 12630070 
mrq_lat_table:165553 	4580 	6022 	37837 	21958 	17842 	24722 	34142 	35333 	11282 	486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3478855 	1012452 	46753 	19009 	4342 	5977 	13530 	10098 	10594 	22972 	39950 	1045 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1066810 	247504 	1465247 	750661 	467848 	481756 	65639 	7705 	5019 	3801 	5940 	13389 	9885 	10570 	22992 	39970 	1002 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	877670 	846890 	1529434 	217786 	22530 	779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	578217 	579446 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2670 	409 	130 	68 	63 	73 	68 	45 	54 	42 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        43        40        16        16        16        16        30        30        39        29        48        42        43        48 
dram[1]:        44        45        27        33        16        16        17        16        30        30        42        42        46        44        46        46 
dram[2]:        36        40        45        25        16        16        16        16        30        29        44        42        42        46        44        44 
dram[3]:        43        46        46        44        17        16        16        16        31        29        44        43        45        43        46        39 
dram[4]:        43        46        47        45        16        16        16        16        30        30        45        29        45        47        45        46 
dram[5]:        45        45        43        37        16        16        16        16        30        29        46        45        46        45        44        41 
dram[6]:        44        42        43        43        16        16        17        16        29        30        32        43        43        45        44        43 
dram[7]:        41        44        37        39        16        16        16        16        30        30        41        44        39        44        32        42 
dram[8]:        42        42        40        28        16        16        17        16        30        30        41        44       101        45        40        43 
dram[9]:        48        44        40        33        16        16        16        16        33        33        44        48        42        47        34        45 
dram[10]:        46        46        37        44        17        16        16        16        33        33        40        46        46        44        46        45 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    231709    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    235616    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    236925    235127    266664    274128    233880    275627    255225    313083    237673    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    236961    265520    238576    526695    349571    362685    289887    446124    381675    233921    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    231872 
dram[6]:    235526    307636    354062    359713    284712    329934    301590    235059    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    234493    235552    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    236678    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    235937    234588    273559    335491    471074    291452    236602    516484    496384    236118    503333    279837    496868    493711    267311 
dram[10]:    443420    235421    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.675539  2.799727  2.895928  3.049128  2.551100  2.525982  2.556579  2.564343  2.699164  2.672627  2.690808  2.695122  2.800499  2.803750  2.556442  2.669746 
dram[1]:  2.737180  2.721268  2.824047  2.910741  2.545213  2.503937  2.519359  2.427873  2.637566  2.557935  2.826023  2.759003  2.817938  2.898531  2.652482  2.649472 
dram[2]:  2.751004  2.776882  2.734012  2.893779  2.487678  2.488520  2.513158  2.422569  2.583007  2.700141  2.738162  2.668449  2.837731  2.658257  2.700483  2.743468 
dram[3]:  2.846047  2.916177  2.967841  2.861230  2.505089  2.471939  2.585499  2.623656  2.600000  2.708987  2.652229  2.772358  2.702179  2.706173  2.651972  2.635321 
dram[4]:  2.777480  2.926301  2.874433  2.895863  2.484416  2.439950  2.525424  2.462893  2.619681  2.661111  2.678340  2.712162  2.719615  2.805095  2.652729  2.711472 
dram[5]:  2.836389  2.831956  2.923780  2.852123  2.552910  2.478544  2.574297  2.527778  2.636015  2.684507  2.705076  2.702631  2.749073  2.741421  2.661645  2.706977 
dram[6]:  2.732558  2.790107  2.855571  2.823446  2.507957  2.514550  2.495716  2.664032  2.682705  2.701778  2.646831  2.667109  2.792142  2.916777  2.594895  2.585447 
dram[7]:  2.667543  2.734478  2.782730  2.873512  2.501319  2.494223  2.533333  2.587847  2.649673  2.610457  2.626807  2.703412  2.877170  2.866310  2.644903  2.614595 
dram[8]:  2.826271  2.868056  2.809104  2.845815  2.499366  2.495924  2.646814  2.599206  2.626490  2.643725  2.729767  2.742025  3.225157  2.822930  2.628042  2.779449 
dram[9]:  2.873595  2.893314  2.879205  2.972581  2.517419  2.503329  2.577982  2.514360  2.728883  2.638411  2.689373  2.758766  2.777359  2.695758  2.657834  2.685273 
dram[10]:  2.777472  2.860690  2.990698  2.860150  2.509358  2.621969  2.519380  2.608579  2.651715  2.554545  2.769122  2.628307  2.774153  2.723039  2.689777  2.700489 
average row locality = 359757/133728 = 2.690214
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1544      1529      1433      1452      1466      1501      1459      1442      1401      1410      1403      1425      1603      1601      1600      1650 
dram[1]:      1564      1544      1446      1442      1458      1443      1419      1463      1433      1432      1414      1442      1516      1552      1607      1627 
dram[2]:      1546      1526      1422      1437      1455      1455      1454      1489      1412      1404      1417      1444      1555      1625      1617      1639 
dram[3]:      1544      1488      1466      1471      1469      1448      1432      1442      1437      1395      1479      1445      1585      1556      1628      1621 
dram[4]:      1553      1505      1426      1502      1437      1460      1447      1441      1412      1403      1467      1437      1594      1564      1630      1644 
dram[5]:      1508      1513      1434      1446      1458      1447      1451      1483      1465      1371      1423      1450      1575      1594      1628      1665 
dram[6]:      1576      1572      1521      1481      1424      1426      1494      1509      1463      1437      1476      1454      1577      1587      1638      1660 
dram[7]:      1510      1537      1474      1452      1449      1475      1437      1473      1447      1433      1437      1453      1555      1539      1649      1629 
dram[8]:      1508      1544      1441      1455      1467      1409      1434      1463      1445      1419      1428      1413      1574      1579      1618      1611 
dram[9]:      1532      1514      1417      1389      1454      1439      1473      1448      1422      1428      1425      1414      1572      1583      1652      1605 
dram[10]:      1515      1540      1444      1440      1434      1409      1471      1455      1435      1426      1423      1407      1570      1577      1625      1603 
total reads: 262950
bank skew: 1665/1371 = 1.21
chip skew: 24295/23767 = 1.02
number of total write accesses:
dram[0]:       567       526       487       472       506       492       484       471       537       533       529       564       643       642       642       662 
dram[1]:       571       516       480       482       456       465       468       523       561       599       519       550       589       619       637       633 
dram[2]:       509       540       459       470       463       496       456       529       564       505       549       552       596       693       619       671 
dram[3]:       508       495       472       529       500       490       458       510       565       504       603       601       647       636       658       677 
dram[4]:       519       520       474       528       476       470       490       517       558       513       598       570       666       638       654       696 
dram[5]:       503       543       484       502       472       459       472       519       599       535       549       604       649       643       669       663 
dram[6]:       539       515       555       518       467       475       545       513       600       538       570       557       626       621       700       685 
dram[7]:       520       533       524       479       447       468       501       486       580       564       562       607       600       605       660       664 
dram[8]:       493       521       472       483       505       428       477       502       538       540       562       564       990       637       650       607 
dram[9]:       514       520       466       454       497       441       494       478       581       564       549       553       636       641       655       656 
dram[10]:       507       534       485       462       443       429       479       491       575       541       532       580       641       645       664       606 
total reads: 96807
bank skew: 990/428 = 2.31
chip skew: 9024/8614 = 1.05
average mf latency per bank:
dram[0]:      34870     35396     36190     36120     34988     33788     36495     37424     36148     35158     33191     33241     31249     31539     29603     30904
dram[1]:      34473     35305     34744     35295     34953     35835     37026     34530     35815     32230     33750     33673     31995     31293     30380     30286
dram[2]:      35831     35272     36051     35363     36328     35036     37037     34734     33460     35922     32536     32969     32344     30163     31116     30536
dram[3]:      36172     35502     37302     33936     33711     35567     36315     35100     33802     34657     30935     31083     30831     31380     29358     29585
dram[4]:      36388     36089     36090     35864     37026     35047     35809     34591     35362     35093     30996     32611     31229     30733     30280     29278
dram[5]:      36680     35478     35927     35196     34625     35349     36740     35330     33782     33713     33102     31901     30281     31608     28886     29192
dram[6]:      33795     35699     34386     35850     35606     35973     34893     36811     34123     33915     33186     33861     30867     31779     29396     29000
dram[7]:      35462     34633     35408     36258     35477     35566     34113     37652     33533     33331     33651     32087     31961     31084     29609     29382
dram[8]:      36571     36390     36228     37798     35689     37938     36629     36966     33852     35661     32033     33383     30768     33209     29532     30809
dram[9]:      36415     35909     37439     36334     35498     36113     36234     37342     34320     35061     33109     31957     30316     31505     30397     30168
dram[10]:      36152     37802     37139     37410     36214     36859     36825     36104     32892     34660     34663     31629     32184     29876     30493     31209
maximum mf latency per bank:
dram[0]:     266508    266539    266920    266907    261763    264770    270762    270772    266408    275007    281909    280648    282255    282231    265148    265297
dram[1]:     266508    266508    265938    266949    261900    264876    270761    270764    266356    274753    280502    280469    282282    280216    265070    265360
dram[2]:     266509    266581    266837    268280    264903    264906    274831    270801    266391    266435    280493    280627    280196    280259    265393    265387
dram[3]:     266569    266555    268333    268186    264839    264913    270901    266638    266354    269157    280484    280674    282069    282085    265327    265381
dram[4]:     266631    266598    262811    266993    262146    262182    268161    268122    269203    269139    280755    280771    282091    282201    265338    265326
dram[5]:     266607    266287    266995    266889    262138    262192    268173    274808    269213    269158    281699    281735    282236    282266    265391    265437
dram[6]:     266289    267818    266909    266782    261925    264865    268159    274996    274740    267877    281911    281735    283040    283243    265346    265388
dram[7]:     265014    267796    266912    266885    274991    264911    266296    267995    269234    269251    280853    280974    282999    280273    265274    265300
dram[8]:     267586    267535    266021    265902    264873    264882    268099    268080    269422    269609    280936    281813    280768    280755    265237    265392
dram[9]:     266585    266597    262926    263048    262173    262263    268107    268127    269178    269261    281923    281873    280757    282233    265212    264936
dram[10]:     266637    266507    263004    265847    262173    262196    268170    268133    269219    269129    281916    281864    282275    282245    264909    264815
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14693831 n_nop=14552301 n_act=12132 n_pre=12116 n_req=32676 n_rd=95676 n_write=21606 bw_util=0.01596
n_activity=481252 dram_eff=0.4874
bk0: 6176a 14579293i bk1: 6116a 14582236i bk2: 5732a 14587326i bk3: 5808a 14587143i bk4: 5864a 14585840i bk5: 6004a 14578850i bk6: 5836a 14589853i bk7: 5768a 14587086i bk8: 5604a 14583268i bk9: 5640a 14584896i bk10: 5612a 14587122i bk11: 5700a 14584388i bk12: 6412a 14578538i bk13: 6404a 14575955i bk14: 6400a 14577791i bk15: 6600a 14569355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358842
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14693831 n_nop=14553012 n_act=12112 n_pre=12096 n_req=32470 n_rd=95208 n_write=21403 bw_util=0.01587
n_activity=477389 dram_eff=0.4885
bk0: 6256a 14584639i bk1: 6176a 14583481i bk2: 5784a 14594492i bk3: 5768a 14589893i bk4: 5832a 14585226i bk5: 5772a 14589328i bk6: 5676a 14594674i bk7: 5852a 14584394i bk8: 5732a 14582529i bk9: 5728a 14580454i bk10: 5656a 14588461i bk11: 5768a 14585087i bk12: 6064a 14588583i bk13: 6208a 14579690i bk14: 6428a 14577707i bk15: 6508a 14577126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.346123
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14693831 n_nop=14552381 n_act=12224 n_pre=12208 n_req=32568 n_rd=95588 n_write=21430 bw_util=0.01593
n_activity=479202 dram_eff=0.4884
bk0: 6184a 14582340i bk1: 6104a 14585927i bk2: 5688a 14589973i bk3: 5748a 14591786i bk4: 5820a 14585119i bk5: 5820a 14579733i bk6: 5816a 14594319i bk7: 5956a 14583318i bk8: 5648a 14585252i bk9: 5616a 14585537i bk10: 5668a 14586566i bk11: 5776a 14581441i bk12: 6220a 14584305i bk13: 6500a 14567955i bk14: 6468a 14574061i bk15: 6556a 14571065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357416
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14693831 n_nop=14552098 n_act=12162 n_pre=12146 n_req=32759 n_rd=95624 n_write=21801 bw_util=0.01598
n_activity=483913 dram_eff=0.4853
bk0: 6176a 14586911i bk1: 5952a 14583782i bk2: 5864a 14588619i bk3: 5884a 14588805i bk4: 5876a 14586378i bk5: 5792a 14587559i bk6: 5728a 14588233i bk7: 5768a 14580725i bk8: 5748a 14581478i bk9: 5580a 14585259i bk10: 5916a 14579598i bk11: 5780a 14582791i bk12: 6340a 14577929i bk13: 6224a 14576114i bk14: 6512a 14575945i bk15: 6484a 14572794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14693831 n_nop=14551753 n_act=12246 n_pre=12230 n_req=32809 n_rd=95688 n_write=21914 bw_util=0.01601
n_activity=481689 dram_eff=0.4883
bk0: 6212a 14588310i bk1: 6020a 14585958i bk2: 5704a 14591376i bk3: 6008a 14583549i bk4: 5748a 14584580i bk5: 5840a 14583152i bk6: 5788a 14588792i bk7: 5764a 14579759i bk8: 5648a 14581111i bk9: 5612a 14583848i bk10: 5868a 14583482i bk11: 5748a 14583329i bk12: 6376a 14578155i bk13: 6256a 14578252i bk14: 6520a 14574591i bk15: 6576a 14575797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36306
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14693831 n_nop=14552093 n_act=12168 n_pre=12152 n_req=32776 n_rd=95644 n_write=21774 bw_util=0.01598
n_activity=486188 dram_eff=0.483
bk0: 6032a 14585635i bk1: 6052a 14584091i bk2: 5736a 14590413i bk3: 5784a 14588253i bk4: 5832a 14589003i bk5: 5788a 14590509i bk6: 5804a 14590815i bk7: 5932a 14589786i bk8: 5860a 14580997i bk9: 5484a 14591523i bk10: 5692a 14588977i bk11: 5800a 14584448i bk12: 6300a 14578553i bk13: 6376a 14574380i bk14: 6512a 14576863i bk15: 6660a 14575021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350929
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14693831 n_nop=14549556 n_act=12424 n_pre=12408 n_req=33319 n_rd=97180 n_write=22263 bw_util=0.01626
n_activity=491862 dram_eff=0.4857
bk0: 6304a 14580319i bk1: 6288a 14583411i bk2: 6084a 14580978i bk3: 5924a 14582754i bk4: 5696a 14586047i bk5: 5704a 14586114i bk6: 5976a 14586939i bk7: 6036a 14587682i bk8: 5852a 14577374i bk9: 5748a 14583367i bk10: 5904a 14586409i bk11: 5816a 14585155i bk12: 6308a 14573182i bk13: 6348a 14579453i bk14: 6552a 14569902i bk15: 6640a 14573738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362276
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14693831 n_nop=14551808 n_act=12267 n_pre=12251 n_req=32749 n_rd=95796 n_write=21709 bw_util=0.01599
n_activity=485273 dram_eff=0.4843
bk0: 6040a 14586549i bk1: 6148a 14587880i bk2: 5896a 14586850i bk3: 5808a 14587527i bk4: 5796a 14589492i bk5: 5900a 14586668i bk6: 5748a 14589192i bk7: 5892a 14590148i bk8: 5788a 14582808i bk9: 5732a 14583255i bk10: 5748a 14583482i bk11: 5812a 14581542i bk12: 6220a 14580097i bk13: 6156a 14578775i bk14: 6596a 14574504i bk15: 6516a 14575841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.356122
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14693831 n_nop=14553104 n_act=11980 n_pre=11964 n_req=32777 n_rd=95232 n_write=21551 bw_util=0.0159
n_activity=479660 dram_eff=0.4869
bk0: 6032a 14586552i bk1: 6176a 14587284i bk2: 5764a 14589692i bk3: 5820a 14587057i bk4: 5868a 14581708i bk5: 5636a 14588033i bk6: 5736a 14590390i bk7: 5852a 14588082i bk8: 5780a 14584851i bk9: 5676a 14582161i bk10: 5712a 14589405i bk11: 5652a 14583097i bk12: 6296a 14582758i bk13: 6316a 14579513i bk14: 6472a 14579867i bk15: 6444a 14576395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.354051
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14693831 n_nop=14553379 n_act=12010 n_pre=11994 n_req=32466 n_rd=95068 n_write=21380 bw_util=0.01585
n_activity=479556 dram_eff=0.4856
bk0: 6128a 14587249i bk1: 6056a 14587011i bk2: 5668a 14591605i bk3: 5556a 14592290i bk4: 5816a 14585913i bk5: 5756a 14590589i bk6: 5892a 14584133i bk7: 5792a 14588541i bk8: 5688a 14581439i bk9: 5712a 14583824i bk10: 5700a 14588380i bk11: 5656a 14586379i bk12: 6288a 14582535i bk13: 6332a 14577754i bk14: 6608a 14573958i bk15: 6420a 14577793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358284
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14693831 n_nop=14553555 n_act=12004 n_pre=11988 n_req=32388 n_rd=95096 n_write=21188 bw_util=0.01583
n_activity=478924 dram_eff=0.4856
bk0: 6060a 14584544i bk1: 6160a 14583922i bk2: 5776a 14589981i bk3: 5760a 14590213i bk4: 5736a 14588053i bk5: 5636a 14586768i bk6: 5884a 14591018i bk7: 5820a 14587006i bk8: 5740a 14584534i bk9: 5704a 14580696i bk10: 5692a 14583297i bk11: 5628a 14580496i bk12: 6280a 14576321i bk13: 6308a 14574357i bk14: 6500a 14577565i bk15: 6412a 14578359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355898

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11909, Miss_rate = 0.057, Pending_hits = 1909, Reservation_fails = 7
L2_cache_bank[1]: Access = 211067, Miss = 12010, Miss_rate = 0.057, Pending_hits = 1927, Reservation_fails = 6
L2_cache_bank[2]: Access = 210211, Miss = 11857, Miss_rate = 0.056, Pending_hits = 1880, Reservation_fails = 16
L2_cache_bank[3]: Access = 210680, Miss = 11945, Miss_rate = 0.057, Pending_hits = 1889, Reservation_fails = 7
L2_cache_bank[4]: Access = 210288, Miss = 11878, Miss_rate = 0.056, Pending_hits = 1905, Reservation_fails = 5
L2_cache_bank[5]: Access = 211136, Miss = 12019, Miss_rate = 0.057, Pending_hits = 1852, Reservation_fails = 8
L2_cache_bank[6]: Access = 211440, Miss = 12040, Miss_rate = 0.057, Pending_hits = 1904, Reservation_fails = 18
L2_cache_bank[7]: Access = 210047, Miss = 11866, Miss_rate = 0.056, Pending_hits = 1860, Reservation_fails = 17
L2_cache_bank[8]: Access = 211072, Miss = 11966, Miss_rate = 0.057, Pending_hits = 1965, Reservation_fails = 7
L2_cache_bank[9]: Access = 210701, Miss = 11956, Miss_rate = 0.057, Pending_hits = 1906, Reservation_fails = 16
L2_cache_bank[10]: Access = 211012, Miss = 11942, Miss_rate = 0.057, Pending_hits = 1875, Reservation_fails = 17
L2_cache_bank[11]: Access = 210803, Miss = 11969, Miss_rate = 0.057, Pending_hits = 1954, Reservation_fails = 10
L2_cache_bank[12]: Access = 211213, Miss = 12169, Miss_rate = 0.058, Pending_hits = 2001, Reservation_fails = 13
L2_cache_bank[13]: Access = 211616, Miss = 12126, Miss_rate = 0.057, Pending_hits = 1894, Reservation_fails = 18
L2_cache_bank[14]: Access = 210687, Miss = 11958, Miss_rate = 0.057, Pending_hits = 1879, Reservation_fails = 6
L2_cache_bank[15]: Access = 211362, Miss = 11991, Miss_rate = 0.057, Pending_hits = 1902, Reservation_fails = 8
L2_cache_bank[16]: Access = 245379, Miss = 11915, Miss_rate = 0.049, Pending_hits = 2186, Reservation_fails = 4
L2_cache_bank[17]: Access = 210474, Miss = 11893, Miss_rate = 0.057, Pending_hits = 1874, Reservation_fails = 5
L2_cache_bank[18]: Access = 209302, Miss = 11947, Miss_rate = 0.057, Pending_hits = 1906, Reservation_fails = 15
L2_cache_bank[19]: Access = 209012, Miss = 11820, Miss_rate = 0.057, Pending_hits = 1829, Reservation_fails = 11
L2_cache_bank[20]: Access = 208811, Miss = 11917, Miss_rate = 0.057, Pending_hits = 1958, Reservation_fails = 11
L2_cache_bank[21]: Access = 209749, Miss = 11857, Miss_rate = 0.057, Pending_hits = 1863, Reservation_fails = 7
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 262950
L2_total_cache_miss_rate = 0.0564
L2_total_cache_pending_hits = 42118
L2_total_cache_reservation_fails = 232
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3239891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1120745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44782
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 231
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.34772
	minimum = 6
	maximum = 35
Network latency average = 7.29719
	minimum = 6
	maximum = 24
Slowest packet = 9316275
Flit latency average = 6.93055
	minimum = 6
	maximum = 24
Slowest flit = 16050968
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0321724
	minimum = 0.0282076 (at node 0)
	maximum = 0.0370225 (at node 34)
Accepted packet rate average = 0.0321724
	minimum = 0.0282076 (at node 0)
	maximum = 0.0370225 (at node 34)
Injected flit rate average = 0.0482586
	minimum = 0.0282076 (at node 0)
	maximum = 0.0739471 (at node 34)
Accepted flit rate average= 0.0482586
	minimum = 0.036141 (at node 44)
	maximum = 0.0612145 (at node 2)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.7913 (21 samples)
	minimum = 6 (21 samples)
	maximum = 462.286 (21 samples)
Network latency average = 20.285 (21 samples)
	minimum = 6 (21 samples)
	maximum = 345.524 (21 samples)
Flit latency average = 21.034 (21 samples)
	minimum = 6 (21 samples)
	maximum = 344.905 (21 samples)
Fragmentation average = 0.00629067 (21 samples)
	minimum = 0 (21 samples)
	maximum = 107.524 (21 samples)
Injected packet rate average = 0.0306173 (21 samples)
	minimum = 0.0252493 (21 samples)
	maximum = 0.101041 (21 samples)
Accepted packet rate average = 0.0306173 (21 samples)
	minimum = 0.0252493 (21 samples)
	maximum = 0.101041 (21 samples)
Injected flit rate average = 0.0468609 (21 samples)
	minimum = 0.0314667 (21 samples)
	maximum = 0.125083 (21 samples)
Accepted flit rate average = 0.0468609 (21 samples)
	minimum = 0.0342665 (21 samples)
	maximum = 0.189162 (21 samples)
Injected packet size average = 1.53054 (21 samples)
Accepted packet size average = 1.53054 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 36 min, 13 sec (9373 sec)
gpgpu_simulation_rate = 13956 (inst/sec)
gpgpu_simulation_rate = 1347 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3183
gpu_sim_insn = 4446804
gpu_ipc =    1397.0481
gpu_tot_sim_cycle = 12857049
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      10.5206
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3310341
gpu_stall_icnt2sh    = 11246030
partiton_reqs_in_parallel = 70026
partiton_reqs_in_parallel_total    = 170782479
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.2886
partiton_reqs_in_parallel_util = 70026
partiton_reqs_in_parallel_util_total    = 170782479
gpu_sim_cycle_parition_util = 3183
gpu_tot_sim_cycle_parition_util    = 7905977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6019
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     243.3176 GB/Sec
L2_BW_total  =      34.4568 GB/Sec
gpu_total_sim_rate=14409

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5496
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276703
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5496
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7039, 7340, 7204, 7311, 7521, 6993, 7755, 7541, 7571, 7238, 7278, 7436, 7696, 7514, 8114, 6735, 6848, 6122, 6357, 7367, 6242, 6580, 6330, 6682, 6396, 6545, 6681, 6756, 6529, 6712, 6936, 6809, 5926, 5403, 6020, 5882, 6012, 5729, 6027, 5296, 5461, 5777, 6097, 5757, 5563, 5720, 5426, 5750, 5582, 4921, 5199, 5679, 5262, 4892, 4970, 4957, 4751, 5362, 5311, 5130, 5152, 4672, 4949, 5153, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 12500216
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12401326
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 94004
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14216723	W0_Idle:135037102	W0_Scoreboard:280644708	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1523 
maxdqlatency = 0 
maxmflatency = 283243 
averagemflatency = 2605 
max_icnt2mem_latency = 282966 
max_icnt2sh_latency = 12630070 
mrq_lat_table:165553 	4580 	6022 	37837 	21958 	17842 	24722 	34142 	35333 	11282 	486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3487026 	1012452 	46753 	19009 	4342 	5977 	13530 	10098 	10594 	22972 	39950 	1045 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	1074774 	247711 	1465247 	750661 	467848 	481756 	65639 	7705 	5019 	3801 	5940 	13389 	9885 	10570 	22992 	39970 	1002 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	884531 	848076 	1529553 	217791 	22530 	779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	12259 	578217 	579446 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2677 	409 	130 	68 	63 	73 	68 	45 	54 	42 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        47        43        40        16        16        16        16        30        30        39        29        48        42        43        48 
dram[1]:        44        45        27        33        16        16        17        16        30        30        42        42        46        44        46        46 
dram[2]:        36        40        45        25        16        16        16        16        30        29        44        42        42        46        44        44 
dram[3]:        43        46        46        44        17        16        16        16        31        29        44        43        45        43        46        39 
dram[4]:        43        46        47        45        16        16        16        16        30        30        45        29        45        47        45        46 
dram[5]:        45        45        43        37        16        16        16        16        30        29        46        45        46        45        44        41 
dram[6]:        44        42        43        43        16        16        17        16        29        30        32        43        43        45        44        43 
dram[7]:        41        44        37        39        16        16        16        16        30        30        41        44        39        44        32        42 
dram[8]:        42        42        40        28        16        16        17        16        30        30        41        44       101        45        40        43 
dram[9]:        48        44        40        33        16        16        16        16        33        33        44        48        42        47        34        45 
dram[10]:        46        46        37        44        17        16        16        16        33        33        40        46        46        44        46        45 
maximum service time to same row:
dram[0]:    267499    268727    478896    403510    417258    231709    468563    244295    278201    431495    332834    513748    273040    272911    382917    545033 
dram[1]:    462666    282763    299030    430418    238653    268244    273340    419400    235616    267098    544695    496733    272400    321404    353395    746041 
dram[2]:    428347    267192    261977    336633    236925    235127    266664    274128    233880    275627    255225    313083    237673    466819    485654    747175 
dram[3]:    264850    248262    266649    567428    354407    321837    354392    284079    361436    268952    551436    584035    447535    499050    747525    267552 
dram[4]:    378364    306908    543256    433140    236961    265520    238576    526695    349571    362685    289887    446124    381675    233921    252585    270319 
dram[5]:    237690    250536    376647    458191    358050    336072    276193    387904    545983    354332    264169    272751    264255    265856    471366    231872 
dram[6]:    235526    307636    354062    359713    284712    329934    301590    235059    254644    387833    283829    251938    421221    363717    355444    289203 
dram[7]:    477618    234493    235552    282816    262773    285261    464461    264311    483280    579749    285909    265307    539009    434990    267555    287778 
dram[8]:    269438    264987    342684    274146    277603    267354    236678    352566    265839    579987    584718    275094    272350    275550    278163    268050 
dram[9]:    271832    235937    234588    273559    335491    471074    291452    236602    516484    496384    236118    503333    279837    496868    493711    267311 
dram[10]:    443420    235421    274454    249201    416755    317892    246211    289556    296268    290418    272026    281505    274475    281056    473219    548809 
average row accesses per activate:
dram[0]:  2.675539  2.799727  2.895928  3.049128  2.551100  2.525982  2.556579  2.564343  2.699164  2.672627  2.690808  2.695122  2.800499  2.803750  2.556442  2.669746 
dram[1]:  2.737180  2.721268  2.824047  2.910741  2.545213  2.503937  2.519359  2.427873  2.637566  2.557935  2.826023  2.759003  2.817938  2.898531  2.652482  2.649472 
dram[2]:  2.751004  2.776882  2.734012  2.893779  2.487678  2.488520  2.513158  2.422569  2.583007  2.700141  2.738162  2.668449  2.837731  2.658257  2.700483  2.743468 
dram[3]:  2.846047  2.916177  2.967841  2.861230  2.505089  2.471939  2.585499  2.623656  2.600000  2.708987  2.652229  2.772358  2.702179  2.706173  2.651972  2.635321 
dram[4]:  2.777480  2.926301  2.874433  2.895863  2.484416  2.439950  2.525424  2.462893  2.619681  2.661111  2.678340  2.712162  2.719615  2.805095  2.652729  2.711472 
dram[5]:  2.836389  2.831956  2.923780  2.852123  2.552910  2.478544  2.574297  2.527778  2.636015  2.684507  2.705076  2.702631  2.749073  2.741421  2.661645  2.706977 
dram[6]:  2.732558  2.790107  2.855571  2.823446  2.507957  2.514550  2.495716  2.664032  2.682705  2.701778  2.646831  2.667109  2.792142  2.916777  2.594895  2.585447 
dram[7]:  2.667543  2.734478  2.782730  2.873512  2.501319  2.494223  2.533333  2.587847  2.649673  2.610457  2.626807  2.703412  2.877170  2.866310  2.644903  2.614595 
dram[8]:  2.826271  2.868056  2.809104  2.845815  2.499366  2.495924  2.646814  2.599206  2.626490  2.643725  2.729767  2.742025  3.225157  2.822930  2.628042  2.779449 
dram[9]:  2.873595  2.893314  2.879205  2.972581  2.517419  2.503329  2.577982  2.514360  2.728883  2.638411  2.689373  2.758766  2.777359  2.695758  2.657834  2.685273 
dram[10]:  2.777472  2.860690  2.990698  2.860150  2.509358  2.621969  2.519380  2.608579  2.651715  2.554545  2.769122  2.628307  2.774153  2.723039  2.689777  2.700489 
average row locality = 359757/133728 = 2.690214
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1544      1529      1433      1452      1466      1501      1459      1442      1401      1410      1403      1425      1603      1601      1600      1650 
dram[1]:      1564      1544      1446      1442      1458      1443      1419      1463      1433      1432      1414      1442      1516      1552      1607      1627 
dram[2]:      1546      1526      1422      1437      1455      1455      1454      1489      1412      1404      1417      1444      1555      1625      1617      1639 
dram[3]:      1544      1488      1466      1471      1469      1448      1432      1442      1437      1395      1479      1445      1585      1556      1628      1621 
dram[4]:      1553      1505      1426      1502      1437      1460      1447      1441      1412      1403      1467      1437      1594      1564      1630      1644 
dram[5]:      1508      1513      1434      1446      1458      1447      1451      1483      1465      1371      1423      1450      1575      1594      1628      1665 
dram[6]:      1576      1572      1521      1481      1424      1426      1494      1509      1463      1437      1476      1454      1577      1587      1638      1660 
dram[7]:      1510      1537      1474      1452      1449      1475      1437      1473      1447      1433      1437      1453      1555      1539      1649      1629 
dram[8]:      1508      1544      1441      1455      1467      1409      1434      1463      1445      1419      1428      1413      1574      1579      1618      1611 
dram[9]:      1532      1514      1417      1389      1454      1439      1473      1448      1422      1428      1425      1414      1572      1583      1652      1605 
dram[10]:      1515      1540      1444      1440      1434      1409      1471      1455      1435      1426      1423      1407      1570      1577      1625      1603 
total reads: 262950
bank skew: 1665/1371 = 1.21
chip skew: 24295/23767 = 1.02
number of total write accesses:
dram[0]:       567       526       487       472       506       492       484       471       537       533       529       564       643       642       642       662 
dram[1]:       571       516       480       482       456       465       468       523       561       599       519       550       589       619       637       633 
dram[2]:       509       540       459       470       463       496       456       529       564       505       549       552       596       693       619       671 
dram[3]:       508       495       472       529       500       490       458       510       565       504       603       601       647       636       658       677 
dram[4]:       519       520       474       528       476       470       490       517       558       513       598       570       666       638       654       696 
dram[5]:       503       543       484       502       472       459       472       519       599       535       549       604       649       643       669       663 
dram[6]:       539       515       555       518       467       475       545       513       600       538       570       557       626       621       700       685 
dram[7]:       520       533       524       479       447       468       501       486       580       564       562       607       600       605       660       664 
dram[8]:       493       521       472       483       505       428       477       502       538       540       562       564       990       637       650       607 
dram[9]:       514       520       466       454       497       441       494       478       581       564       549       553       636       641       655       656 
dram[10]:       507       534       485       462       443       429       479       491       575       541       532       580       641       645       664       606 
total reads: 96807
bank skew: 990/428 = 2.31
chip skew: 9024/8614 = 1.05
average mf latency per bank:
dram[0]:      34870     35396     36190     36120     34992     33792     36499     37428     36152     35163     33195     33245     31252     31543     29607     30908
dram[1]:      34473     35305     34744     35295     34956     35839     37031     34535     35819     32234     33754     33677     31999     31297     30384     30290
dram[2]:      35831     35272     36051     35363     36332     35040     37041     34738     33464     35927     32540     32973     32348     30167     31120     30540
dram[3]:      36172     35502     37302     33936     33715     35571     36319     35104     33806     34661     30939     31087     30835     31384     29361     29589
dram[4]:      36388     36089     36090     35864     37030     35051     35813     34596     35367     35098     31000     32615     31233     30737     30284     29282
dram[5]:      36680     35478     35927     35196     34629     35352     36744     35334     33786     33718     33107     31905     30285     31612     28890     29195
dram[6]:      33795     35699     34386     35850     35610     35976     34897     36815     34127     33919     33190     33865     30871     31783     29400     29004
dram[7]:      35462     34633     35408     36258     35481     35570     34117     37656     33537     33335     33655     32091     31965     31088     29612     29386
dram[8]:      36571     36390     36228     37798     35693     37942     36634     36970     33857     35666     32037     33388     30771     33213     29535     30813
dram[9]:      36415     35909     37439     36334     35502     36117     36238     37347     34324     35066     33113     31961     30320     31509     30401     30172
dram[10]:      36152     37802     37139     37410     36218     36863     36830     36108     32896     34664     34667     31633     32188     29879     30497     31213
maximum mf latency per bank:
dram[0]:     266508    266539    266920    266907    261763    264770    270762    270772    266408    275007    281909    280648    282255    282231    265148    265297
dram[1]:     266508    266508    265938    266949    261900    264876    270761    270764    266356    274753    280502    280469    282282    280216    265070    265360
dram[2]:     266509    266581    266837    268280    264903    264906    274831    270801    266391    266435    280493    280627    280196    280259    265393    265387
dram[3]:     266569    266555    268333    268186    264839    264913    270901    266638    266354    269157    280484    280674    282069    282085    265327    265381
dram[4]:     266631    266598    262811    266993    262146    262182    268161    268122    269203    269139    280755    280771    282091    282201    265338    265326
dram[5]:     266607    266287    266995    266889    262138    262192    268173    274808    269213    269158    281699    281735    282236    282266    265391    265437
dram[6]:     266289    267818    266909    266782    261925    264865    268159    274996    274740    267877    281911    281735    283040    283243    265346    265388
dram[7]:     265014    267796    266912    266885    274991    264911    266296    267995    269234    269251    280853    280974    282999    280273    265274    265300
dram[8]:     267586    267535    266021    265902    264873    264882    268099    268080    269422    269609    280936    281813    280768    280755    265237    265392
dram[9]:     266585    266597    262926    263048    262173    262263    268107    268127    269178    269261    281923    281873    280757    282233    265212    264936
dram[10]:     266637    266507    263004    265847    262173    262196    268170    268133    269219    269129    281916    281864    282275    282245    264909    264815
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14699740 n_nop=14558210 n_act=12132 n_pre=12116 n_req=32676 n_rd=95676 n_write=21606 bw_util=0.01596
n_activity=481252 dram_eff=0.4874
bk0: 6176a 14585202i bk1: 6116a 14588145i bk2: 5732a 14593235i bk3: 5808a 14593052i bk4: 5864a 14591749i bk5: 6004a 14584759i bk6: 5836a 14595762i bk7: 5768a 14592995i bk8: 5604a 14589177i bk9: 5640a 14590805i bk10: 5612a 14593031i bk11: 5700a 14590297i bk12: 6412a 14584447i bk13: 6404a 14581864i bk14: 6400a 14583700i bk15: 6600a 14575264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358698
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14699740 n_nop=14558921 n_act=12112 n_pre=12096 n_req=32470 n_rd=95208 n_write=21403 bw_util=0.01587
n_activity=477389 dram_eff=0.4885
bk0: 6256a 14590548i bk1: 6176a 14589390i bk2: 5784a 14600401i bk3: 5768a 14595802i bk4: 5832a 14591135i bk5: 5772a 14595237i bk6: 5676a 14600583i bk7: 5852a 14590303i bk8: 5732a 14588438i bk9: 5728a 14586363i bk10: 5656a 14594370i bk11: 5768a 14590996i bk12: 6064a 14594492i bk13: 6208a 14585599i bk14: 6428a 14583616i bk15: 6508a 14583035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.345984
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14699740 n_nop=14558290 n_act=12224 n_pre=12208 n_req=32568 n_rd=95588 n_write=21430 bw_util=0.01592
n_activity=479202 dram_eff=0.4884
bk0: 6184a 14588249i bk1: 6104a 14591836i bk2: 5688a 14595882i bk3: 5748a 14597695i bk4: 5820a 14591028i bk5: 5820a 14585642i bk6: 5816a 14600228i bk7: 5956a 14589227i bk8: 5648a 14591161i bk9: 5616a 14591446i bk10: 5668a 14592475i bk11: 5776a 14587350i bk12: 6220a 14590214i bk13: 6500a 14573864i bk14: 6468a 14579970i bk15: 6556a 14576974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.357272
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14699740 n_nop=14558007 n_act=12162 n_pre=12146 n_req=32759 n_rd=95624 n_write=21801 bw_util=0.01598
n_activity=483913 dram_eff=0.4853
bk0: 6176a 14592820i bk1: 5952a 14589691i bk2: 5864a 14594528i bk3: 5884a 14594714i bk4: 5876a 14592287i bk5: 5792a 14593468i bk6: 5728a 14594142i bk7: 5768a 14586634i bk8: 5748a 14587387i bk9: 5580a 14591168i bk10: 5916a 14585507i bk11: 5780a 14588700i bk12: 6340a 14583838i bk13: 6224a 14582023i bk14: 6512a 14581854i bk15: 6484a 14578703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359737
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14699740 n_nop=14557662 n_act=12246 n_pre=12230 n_req=32809 n_rd=95688 n_write=21914 bw_util=0.016
n_activity=481689 dram_eff=0.4883
bk0: 6212a 14594219i bk1: 6020a 14591867i bk2: 5704a 14597285i bk3: 6008a 14589458i bk4: 5748a 14590489i bk5: 5840a 14589061i bk6: 5788a 14594701i bk7: 5764a 14585668i bk8: 5648a 14587020i bk9: 5612a 14589757i bk10: 5868a 14589391i bk11: 5748a 14589238i bk12: 6376a 14584064i bk13: 6256a 14584161i bk14: 6520a 14580500i bk15: 6576a 14581706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.362914
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14699740 n_nop=14558002 n_act=12168 n_pre=12152 n_req=32776 n_rd=95644 n_write=21774 bw_util=0.01598
n_activity=486188 dram_eff=0.483
bk0: 6032a 14591544i bk1: 6052a 14590000i bk2: 5736a 14596322i bk3: 5784a 14594162i bk4: 5832a 14594912i bk5: 5788a 14596418i bk6: 5804a 14596724i bk7: 5932a 14595695i bk8: 5860a 14586906i bk9: 5484a 14597432i bk10: 5692a 14594886i bk11: 5800a 14590357i bk12: 6300a 14584462i bk13: 6376a 14580289i bk14: 6512a 14582772i bk15: 6660a 14580930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.350788
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14699740 n_nop=14555465 n_act=12424 n_pre=12408 n_req=33319 n_rd=97180 n_write=22263 bw_util=0.01625
n_activity=491862 dram_eff=0.4857
bk0: 6304a 14586228i bk1: 6288a 14589320i bk2: 6084a 14586887i bk3: 5924a 14588663i bk4: 5696a 14591956i bk5: 5704a 14592023i bk6: 5976a 14592848i bk7: 6036a 14593591i bk8: 5852a 14583283i bk9: 5748a 14589276i bk10: 5904a 14592318i bk11: 5816a 14591064i bk12: 6308a 14579091i bk13: 6348a 14585362i bk14: 6552a 14575811i bk15: 6640a 14579647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36213
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14699740 n_nop=14557717 n_act=12267 n_pre=12251 n_req=32749 n_rd=95796 n_write=21709 bw_util=0.01599
n_activity=485273 dram_eff=0.4843
bk0: 6040a 14592458i bk1: 6148a 14593789i bk2: 5896a 14592759i bk3: 5808a 14593436i bk4: 5796a 14595401i bk5: 5900a 14592577i bk6: 5748a 14595101i bk7: 5892a 14596057i bk8: 5788a 14588717i bk9: 5732a 14589164i bk10: 5748a 14589391i bk11: 5812a 14587451i bk12: 6220a 14586006i bk13: 6156a 14584684i bk14: 6596a 14580413i bk15: 6516a 14581750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355979
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14699740 n_nop=14559013 n_act=11980 n_pre=11964 n_req=32777 n_rd=95232 n_write=21551 bw_util=0.01589
n_activity=479660 dram_eff=0.4869
bk0: 6032a 14592461i bk1: 6176a 14593193i bk2: 5764a 14595601i bk3: 5820a 14592966i bk4: 5868a 14587617i bk5: 5636a 14593942i bk6: 5736a 14596299i bk7: 5852a 14593991i bk8: 5780a 14590760i bk9: 5676a 14588070i bk10: 5712a 14595314i bk11: 5652a 14589006i bk12: 6296a 14588667i bk13: 6316a 14585422i bk14: 6472a 14585776i bk15: 6444a 14582304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.353908
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14699740 n_nop=14559288 n_act=12010 n_pre=11994 n_req=32466 n_rd=95068 n_write=21380 bw_util=0.01584
n_activity=479556 dram_eff=0.4856
bk0: 6128a 14593158i bk1: 6056a 14592920i bk2: 5668a 14597514i bk3: 5556a 14598199i bk4: 5816a 14591822i bk5: 5756a 14596498i bk6: 5892a 14590042i bk7: 5792a 14594450i bk8: 5688a 14587348i bk9: 5712a 14589733i bk10: 5700a 14594289i bk11: 5656a 14592288i bk12: 6288a 14588444i bk13: 6332a 14583663i bk14: 6608a 14579867i bk15: 6420a 14583702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.35814
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14699740 n_nop=14559464 n_act=12004 n_pre=11988 n_req=32388 n_rd=95096 n_write=21188 bw_util=0.01582
n_activity=478924 dram_eff=0.4856
bk0: 6060a 14590453i bk1: 6160a 14589831i bk2: 5776a 14595890i bk3: 5760a 14596122i bk4: 5736a 14593962i bk5: 5636a 14592677i bk6: 5884a 14596927i bk7: 5820a 14592915i bk8: 5740a 14590443i bk9: 5704a 14586605i bk10: 5692a 14589206i bk11: 5628a 14586405i bk12: 6280a 14582230i bk13: 6308a 14580266i bk14: 6500a 14583474i bk15: 6412a 14584268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.355755

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11909, Miss_rate = 0.057, Pending_hits = 1909, Reservation_fails = 7
L2_cache_bank[1]: Access = 211439, Miss = 12010, Miss_rate = 0.057, Pending_hits = 1927, Reservation_fails = 6
L2_cache_bank[2]: Access = 210583, Miss = 11857, Miss_rate = 0.056, Pending_hits = 1880, Reservation_fails = 16
L2_cache_bank[3]: Access = 211052, Miss = 11945, Miss_rate = 0.057, Pending_hits = 1889, Reservation_fails = 7
L2_cache_bank[4]: Access = 210660, Miss = 11878, Miss_rate = 0.056, Pending_hits = 1905, Reservation_fails = 5
L2_cache_bank[5]: Access = 211508, Miss = 12019, Miss_rate = 0.057, Pending_hits = 1852, Reservation_fails = 8
L2_cache_bank[6]: Access = 211812, Miss = 12040, Miss_rate = 0.057, Pending_hits = 1904, Reservation_fails = 18
L2_cache_bank[7]: Access = 210419, Miss = 11866, Miss_rate = 0.056, Pending_hits = 1860, Reservation_fails = 17
L2_cache_bank[8]: Access = 211444, Miss = 11966, Miss_rate = 0.057, Pending_hits = 1965, Reservation_fails = 7
L2_cache_bank[9]: Access = 211073, Miss = 11956, Miss_rate = 0.057, Pending_hits = 1906, Reservation_fails = 16
L2_cache_bank[10]: Access = 211384, Miss = 11942, Miss_rate = 0.056, Pending_hits = 1875, Reservation_fails = 17
L2_cache_bank[11]: Access = 211175, Miss = 11969, Miss_rate = 0.057, Pending_hits = 1954, Reservation_fails = 10
L2_cache_bank[12]: Access = 211585, Miss = 12169, Miss_rate = 0.058, Pending_hits = 2001, Reservation_fails = 13
L2_cache_bank[13]: Access = 211988, Miss = 12126, Miss_rate = 0.057, Pending_hits = 1894, Reservation_fails = 18
L2_cache_bank[14]: Access = 211059, Miss = 11958, Miss_rate = 0.057, Pending_hits = 1879, Reservation_fails = 6
L2_cache_bank[15]: Access = 211734, Miss = 11991, Miss_rate = 0.057, Pending_hits = 1902, Reservation_fails = 8
L2_cache_bank[16]: Access = 245750, Miss = 11915, Miss_rate = 0.048, Pending_hits = 2186, Reservation_fails = 4
L2_cache_bank[17]: Access = 210842, Miss = 11893, Miss_rate = 0.056, Pending_hits = 1874, Reservation_fails = 5
L2_cache_bank[18]: Access = 209670, Miss = 11947, Miss_rate = 0.057, Pending_hits = 1906, Reservation_fails = 15
L2_cache_bank[19]: Access = 209380, Miss = 11820, Miss_rate = 0.056, Pending_hits = 1829, Reservation_fails = 11
L2_cache_bank[20]: Access = 209183, Miss = 11917, Miss_rate = 0.057, Pending_hits = 1958, Reservation_fails = 11
L2_cache_bank[21]: Access = 210121, Miss = 11857, Miss_rate = 0.056, Pending_hits = 1863, Reservation_fails = 7
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 262950
L2_total_cache_miss_rate = 0.0563
L2_total_cache_pending_hits = 42118
L2_total_cache_reservation_fails = 232
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3248062
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 218161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1120745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44782
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 231
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.67831
	minimum = 6
	maximum = 65
Network latency average = 8.5451
	minimum = 6
	maximum = 56
Slowest packet = 9338325
Flit latency average = 8.42492
	minimum = 6
	maximum = 55
Slowest flit = 16071409
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0513576
	minimum = 0.0452546 (at node 1)
	maximum = 0.0584538 (at node 28)
Accepted packet rate average = 0.0513576
	minimum = 0.0452546 (at node 1)
	maximum = 0.0584538 (at node 28)
Injected flit rate average = 0.0770365
	minimum = 0.0452546 (at node 1)
	maximum = 0.116908 (at node 28)
Accepted flit rate average= 0.0770365
	minimum = 0.0578253 (at node 45)
	maximum = 0.0955374 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.6953 (22 samples)
	minimum = 6 (22 samples)
	maximum = 444.227 (22 samples)
Network latency average = 19.7513 (22 samples)
	minimum = 6 (22 samples)
	maximum = 332.364 (22 samples)
Flit latency average = 20.4609 (22 samples)
	minimum = 6 (22 samples)
	maximum = 331.727 (22 samples)
Fragmentation average = 0.00600473 (22 samples)
	minimum = 0 (22 samples)
	maximum = 102.636 (22 samples)
Injected packet rate average = 0.03156 (22 samples)
	minimum = 0.0261586 (22 samples)
	maximum = 0.0991054 (22 samples)
Accepted packet rate average = 0.03156 (22 samples)
	minimum = 0.0261586 (22 samples)
	maximum = 0.0991054 (22 samples)
Injected flit rate average = 0.0482325 (22 samples)
	minimum = 0.0320934 (22 samples)
	maximum = 0.124712 (22 samples)
Accepted flit rate average = 0.0482325 (22 samples)
	minimum = 0.0353374 (22 samples)
	maximum = 0.184906 (22 samples)
Injected packet size average = 1.52828 (22 samples)
Accepted packet size average = 1.52828 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 36 min, 27 sec (9387 sec)
gpgpu_simulation_rate = 14409 (inst/sec)
gpgpu_simulation_rate = 1369 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 159195 Tlb_hit: 152475 Tlb_miss: 6720 Tlb_hit_rate: 0.957788
Shader1: Tlb_access: 159461 Tlb_hit: 152691 Tlb_miss: 6770 Tlb_hit_rate: 0.957545
Shader2: Tlb_access: 166228 Tlb_hit: 159116 Tlb_miss: 7112 Tlb_hit_rate: 0.957215
Shader3: Tlb_access: 165114 Tlb_hit: 158261 Tlb_miss: 6853 Tlb_hit_rate: 0.958495
Shader4: Tlb_access: 164173 Tlb_hit: 157422 Tlb_miss: 6751 Tlb_hit_rate: 0.958879
Shader5: Tlb_access: 168068 Tlb_hit: 161044 Tlb_miss: 7024 Tlb_hit_rate: 0.958207
Shader6: Tlb_access: 170080 Tlb_hit: 163026 Tlb_miss: 7054 Tlb_hit_rate: 0.958525
Shader7: Tlb_access: 168229 Tlb_hit: 161149 Tlb_miss: 7080 Tlb_hit_rate: 0.957915
Shader8: Tlb_access: 165798 Tlb_hit: 158741 Tlb_miss: 7057 Tlb_hit_rate: 0.957436
Shader9: Tlb_access: 168847 Tlb_hit: 161680 Tlb_miss: 7167 Tlb_hit_rate: 0.957553
Shader10: Tlb_access: 167892 Tlb_hit: 160799 Tlb_miss: 7093 Tlb_hit_rate: 0.957753
Shader11: Tlb_access: 169142 Tlb_hit: 161882 Tlb_miss: 7260 Tlb_hit_rate: 0.957078
Shader12: Tlb_access: 167958 Tlb_hit: 160876 Tlb_miss: 7082 Tlb_hit_rate: 0.957835
Shader13: Tlb_access: 169945 Tlb_hit: 162723 Tlb_miss: 7222 Tlb_hit_rate: 0.957504
Shader14: Tlb_access: 165288 Tlb_hit: 158226 Tlb_miss: 7062 Tlb_hit_rate: 0.957275
Shader15: Tlb_access: 165669 Tlb_hit: 158527 Tlb_miss: 7142 Tlb_hit_rate: 0.956890
Shader16: Tlb_access: 166907 Tlb_hit: 159879 Tlb_miss: 7028 Tlb_hit_rate: 0.957893
Shader17: Tlb_access: 171998 Tlb_hit: 164793 Tlb_miss: 7205 Tlb_hit_rate: 0.958110
Shader18: Tlb_access: 169647 Tlb_hit: 162384 Tlb_miss: 7263 Tlb_hit_rate: 0.957188
Shader19: Tlb_access: 170065 Tlb_hit: 162858 Tlb_miss: 7207 Tlb_hit_rate: 0.957622
Shader20: Tlb_access: 167345 Tlb_hit: 160230 Tlb_miss: 7115 Tlb_hit_rate: 0.957483
Shader21: Tlb_access: 166282 Tlb_hit: 159242 Tlb_miss: 7040 Tlb_hit_rate: 0.957662
Shader22: Tlb_access: 166200 Tlb_hit: 159127 Tlb_miss: 7073 Tlb_hit_rate: 0.957443
Shader23: Tlb_access: 161073 Tlb_hit: 154079 Tlb_miss: 6994 Tlb_hit_rate: 0.956579
Shader24: Tlb_access: 160894 Tlb_hit: 154103 Tlb_miss: 6791 Tlb_hit_rate: 0.957792
Shader25: Tlb_access: 158479 Tlb_hit: 151578 Tlb_miss: 6901 Tlb_hit_rate: 0.956455
Shader26: Tlb_access: 159671 Tlb_hit: 152849 Tlb_miss: 6822 Tlb_hit_rate: 0.957275
Shader27: Tlb_access: 159523 Tlb_hit: 152891 Tlb_miss: 6632 Tlb_hit_rate: 0.958426
Tlb_tot_access: 4639171 Tlb_tot_hit: 4442651, Tlb_tot_miss: 196520, Tlb_tot_hit_rate: 0.957639
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 922 Tlb_invalidate: 768 Tlb_evict: 0 Tlb_page_evict: 768
Shader1: Tlb_validate: 919 Tlb_invalidate: 767 Tlb_evict: 0 Tlb_page_evict: 767
Shader2: Tlb_validate: 922 Tlb_invalidate: 767 Tlb_evict: 0 Tlb_page_evict: 767
Shader3: Tlb_validate: 929 Tlb_invalidate: 767 Tlb_evict: 0 Tlb_page_evict: 767
Shader4: Tlb_validate: 940 Tlb_invalidate: 773 Tlb_evict: 0 Tlb_page_evict: 773
Shader5: Tlb_validate: 936 Tlb_invalidate: 769 Tlb_evict: 0 Tlb_page_evict: 769
Shader6: Tlb_validate: 951 Tlb_invalidate: 776 Tlb_evict: 0 Tlb_page_evict: 776
Shader7: Tlb_validate: 940 Tlb_invalidate: 769 Tlb_evict: 0 Tlb_page_evict: 769
Shader8: Tlb_validate: 923 Tlb_invalidate: 764 Tlb_evict: 0 Tlb_page_evict: 764
Shader9: Tlb_validate: 942 Tlb_invalidate: 775 Tlb_evict: 0 Tlb_page_evict: 775
Shader10: Tlb_validate: 934 Tlb_invalidate: 770 Tlb_evict: 0 Tlb_page_evict: 770
Shader11: Tlb_validate: 939 Tlb_invalidate: 771 Tlb_evict: 0 Tlb_page_evict: 771
Shader12: Tlb_validate: 939 Tlb_invalidate: 771 Tlb_evict: 0 Tlb_page_evict: 771
Shader13: Tlb_validate: 938 Tlb_invalidate: 767 Tlb_evict: 0 Tlb_page_evict: 767
Shader14: Tlb_validate: 928 Tlb_invalidate: 757 Tlb_evict: 0 Tlb_page_evict: 757
Shader15: Tlb_validate: 939 Tlb_invalidate: 775 Tlb_evict: 0 Tlb_page_evict: 775
Shader16: Tlb_validate: 927 Tlb_invalidate: 762 Tlb_evict: 0 Tlb_page_evict: 762
Shader17: Tlb_validate: 940 Tlb_invalidate: 774 Tlb_evict: 0 Tlb_page_evict: 774
Shader18: Tlb_validate: 930 Tlb_invalidate: 770 Tlb_evict: 0 Tlb_page_evict: 770
Shader19: Tlb_validate: 927 Tlb_invalidate: 771 Tlb_evict: 0 Tlb_page_evict: 771
Shader20: Tlb_validate: 923 Tlb_invalidate: 764 Tlb_evict: 0 Tlb_page_evict: 764
Shader21: Tlb_validate: 939 Tlb_invalidate: 776 Tlb_evict: 0 Tlb_page_evict: 776
Shader22: Tlb_validate: 923 Tlb_invalidate: 763 Tlb_evict: 0 Tlb_page_evict: 763
Shader23: Tlb_validate: 932 Tlb_invalidate: 770 Tlb_evict: 0 Tlb_page_evict: 770
Shader24: Tlb_validate: 923 Tlb_invalidate: 762 Tlb_evict: 0 Tlb_page_evict: 762
Shader25: Tlb_validate: 923 Tlb_invalidate: 766 Tlb_evict: 0 Tlb_page_evict: 766
Shader26: Tlb_validate: 926 Tlb_invalidate: 771 Tlb_evict: 0 Tlb_page_evict: 771
Shader27: Tlb_validate: 928 Tlb_invalidate: 774 Tlb_evict: 0 Tlb_page_evict: 774
Tlb_tot_valiate: 26082 Tlb_invalidate: 21529, Tlb_tot_evict: 0, Tlb_tot_evict page: 21529
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787151 Trashed: 1 | Page: 787152 Trashed: 1 | Page: 787153 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787169 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787236 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787320 Trashed: 1 | Page: 787321 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787551 Trashed: 1 | Page: 787552 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788597 Trashed: 1 | Total 38
Shader1: Page: 787154 Trashed: 1 | Page: 787155 Trashed: 1 | Page: 787156 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787323 Trashed: 1 | Page: 787324 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787408 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787555 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788096 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788632 Trashed: 1 | Total 41
Shader2: Page: 787157 Trashed: 1 | Page: 787158 Trashed: 1 | Page: 787159 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787242 Trashed: 1 | Page: 787243 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787410 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787473 Trashed: 1 | Page: 787474 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788647 Trashed: 1 | Total 44
Shader3: Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787178 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787245 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787329 Trashed: 1 | Page: 787330 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787414 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787476 Trashed: 1 | Page: 787477 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788606 Trashed: 1 | Total 43
Shader4: Page: 787163 Trashed: 1 | Page: 787164 Trashed: 1 | Page: 787165 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787248 Trashed: 1 | Page: 787249 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787332 Trashed: 1 | Page: 787333 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787417 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787479 Trashed: 1 | Page: 787480 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788641 Trashed: 1 | Total 44
Shader5: Page: 787166 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787168 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787251 Trashed: 1 | Page: 787252 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787482 Trashed: 1 | Page: 787483 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787503 Trashed: 1 | Page: 787504 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788612 Trashed: 1 | Total 47
Shader6: Page: 787169 Trashed: 1 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787339 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787523 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787776 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788646 Trashed: 1 | Total 45
Shader7: Page: 787172 Trashed: 1 | Page: 787173 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787190 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787426 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787488 Trashed: 1 | Page: 787489 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787611 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788200 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788618 Trashed: 1 | Page: 788648 Trashed: 1 | Total 44
Shader8: Page: 787175 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787260 Trashed: 1 | Page: 787261 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787345 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787428 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787491 Trashed: 1 | Page: 787492 Trashed: 1 | Page: 787493 Trashed: 2 | Page: 787529 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788537 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788620 Trashed: 1 | Total 41
Shader9: Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787181 Trashed: 1 | Page: 787196 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787348 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787431 Trashed: 1 | Page: 787432 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787532 Trashed: 2 | Page: 787533 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787750 Trashed: 1 | Page: 787751 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788654 Trashed: 1 | Total 47
Shader10: Page: 787181 Trashed: 1 | Page: 787182 Trashed: 1 | Page: 787183 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787350 Trashed: 1 | Page: 787351 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787435 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787620 Trashed: 1 | Page: 787704 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788459 Trashed: 2 | Page: 788543 Trashed: 1 | Page: 788626 Trashed: 1 | Total 40
Shader11: Page: 787184 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787186 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787269 Trashed: 1 | Page: 787270 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787352 Trashed: 1 | Page: 787353 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 787438 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787707 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787923 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788378 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788629 Trashed: 1 | Page: 788662 Trashed: 1 | Total 41
Shader12: Page: 787187 Trashed: 1 | Page: 787188 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787273 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787440 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787710 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787878 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788632 Trashed: 1 | Total 37
Shader13: Page: 787190 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787192 Trashed: 1 | Page: 787193 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787359 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787443 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788635 Trashed: 1 | Total 42
Shader14: Page: 787193 Trashed: 1 | Page: 787194 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787278 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788638 Trashed: 1 | Total 35
Shader15: Page: 787196 Trashed: 1 | Page: 787197 Trashed: 1 | Page: 787198 Trashed: 1 | Page: 787199 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787281 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787365 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787450 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787719 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788390 Trashed: 2 | Page: 788474 Trashed: 1 | Page: 788558 Trashed: 1 | Page: 788641 Trashed: 1 | Total 46
Shader16: Page: 787199 Trashed: 1 | Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787284 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787369 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787452 Trashed: 1 | Page: 787453 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787723 Trashed: 1 | Page: 787724 Trashed: 1 | Page: 787765 Trashed: 1 | Page: 787767 Trashed: 2 | Page: 787770 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787853 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788644 Trashed: 1 | Total 41
Shader17: Page: 787202 Trashed: 1 | Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787287 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 787456 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787726 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787941 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788647 Trashed: 1 | Total 45
Shader18: Page: 787139 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787290 Trashed: 1 | Page: 787291 Trashed: 1 | Page: 787292 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787459 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787728 Trashed: 2 | Page: 787729 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788567 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788650 Trashed: 1 | Total 41
Shader19: Page: 787142 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787210 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787293 Trashed: 1 | Page: 787294 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787378 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787461 Trashed: 1 | Page: 787462 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788653 Trashed: 1 | Total 37
Shader20: Page: 787145 Trashed: 1 | Page: 787211 Trashed: 1 | Page: 787212 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787380 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787464 Trashed: 1 | Page: 787465 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787901 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788656 Trashed: 1 | Total 37
Shader21: Page: 787148 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787299 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787383 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787467 Trashed: 1 | Page: 787468 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787613 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787735 Trashed: 1 | Page: 787736 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788522 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788659 Trashed: 1 | Total 48
Shader22: Page: 787151 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787218 Trashed: 1 | Page: 787219 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787302 Trashed: 1 | Page: 787303 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787470 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 2 | Page: 787572 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788243 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788662 Trashed: 1 | Total 40
Shader23: Page: 787136 Trashed: 1 | Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787154 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787221 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787536 Trashed: 1 | Page: 787537 Trashed: 1 | Page: 787538 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787995 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788498 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788665 Trashed: 1 | Total 41
Shader24: Page: 787139 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787141 Trashed: 1 | Page: 787142 Trashed: 1 | Page: 787157 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787224 Trashed: 1 | Page: 787225 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787308 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787393 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787493 Trashed: 1 | Page: 787539 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787624 Trashed: 1 | Page: 787662 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787878 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788585 Trashed: 1 | Total 41
Shader25: Page: 787142 Trashed: 1 | Page: 787143 Trashed: 1 | Page: 787144 Trashed: 1 | Page: 787160 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787227 Trashed: 1 | Page: 787228 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787396 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787542 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787749 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788588 Trashed: 1 | Total 40
Shader26: Page: 787145 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787163 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787315 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787415 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787545 Trashed: 1 | Page: 787546 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787668 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787884 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788623 Trashed: 1 | Total 42
Shader27: Page: 787148 Trashed: 1 | Page: 787149 Trashed: 1 | Page: 787150 Trashed: 1 | Page: 787166 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787317 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787548 Trashed: 1 | Page: 787549 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788594 Trashed: 1 | Total 38
Tlb_tot_thrash: 1166
========================================Page fault statistics==============================
Shader0: Page_table_access:6720 Page_hit: 3635 Page_miss: 3085 Page_hit_rate: 0.540923
Shader1: Page_table_access:6770 Page_hit: 3746 Page_miss: 3024 Page_hit_rate: 0.553324
Shader2: Page_table_access:7112 Page_hit: 4081 Page_miss: 3031 Page_hit_rate: 0.573819
Shader3: Page_table_access:6853 Page_hit: 3897 Page_miss: 2956 Page_hit_rate: 0.568656
Shader4: Page_table_access:6751 Page_hit: 3752 Page_miss: 2999 Page_hit_rate: 0.555770
Shader5: Page_table_access:7024 Page_hit: 4087 Page_miss: 2937 Page_hit_rate: 0.581862
Shader6: Page_table_access:7054 Page_hit: 3930 Page_miss: 3124 Page_hit_rate: 0.557131
Shader7: Page_table_access:7080 Page_hit: 3899 Page_miss: 3181 Page_hit_rate: 0.550706
Shader8: Page_table_access:7057 Page_hit: 3908 Page_miss: 3149 Page_hit_rate: 0.553776
Shader9: Page_table_access:7167 Page_hit: 4001 Page_miss: 3166 Page_hit_rate: 0.558253
Shader10: Page_table_access:7093 Page_hit: 3940 Page_miss: 3153 Page_hit_rate: 0.555477
Shader11: Page_table_access:7260 Page_hit: 3952 Page_miss: 3308 Page_hit_rate: 0.544353
Shader12: Page_table_access:7082 Page_hit: 3838 Page_miss: 3244 Page_hit_rate: 0.541937
Shader13: Page_table_access:7222 Page_hit: 3961 Page_miss: 3261 Page_hit_rate: 0.548463
Shader14: Page_table_access:7062 Page_hit: 3904 Page_miss: 3158 Page_hit_rate: 0.552818
Shader15: Page_table_access:7142 Page_hit: 3979 Page_miss: 3163 Page_hit_rate: 0.557127
Shader16: Page_table_access:7028 Page_hit: 3919 Page_miss: 3109 Page_hit_rate: 0.557627
Shader17: Page_table_access:7205 Page_hit: 4042 Page_miss: 3163 Page_hit_rate: 0.560999
Shader18: Page_table_access:7263 Page_hit: 4184 Page_miss: 3079 Page_hit_rate: 0.576070
Shader19: Page_table_access:7207 Page_hit: 3992 Page_miss: 3215 Page_hit_rate: 0.553906
Shader20: Page_table_access:7115 Page_hit: 3840 Page_miss: 3275 Page_hit_rate: 0.539705
Shader21: Page_table_access:7040 Page_hit: 3793 Page_miss: 3247 Page_hit_rate: 0.538778
Shader22: Page_table_access:7073 Page_hit: 3932 Page_miss: 3141 Page_hit_rate: 0.555917
Shader23: Page_table_access:6994 Page_hit: 3694 Page_miss: 3300 Page_hit_rate: 0.528167
Shader24: Page_table_access:6791 Page_hit: 3701 Page_miss: 3090 Page_hit_rate: 0.544986
Shader25: Page_table_access:6901 Page_hit: 3868 Page_miss: 3033 Page_hit_rate: 0.560498
Shader26: Page_table_access:6822 Page_hit: 3795 Page_miss: 3027 Page_hit_rate: 0.556288
Shader27: Page_table_access:6632 Page_hit: 3642 Page_miss: 2990 Page_hit_rate: 0.549156
Page_table_tot_access: 196520 Page_tot_hit: 108912, Page_tot_miss 87608, Page_tot_hit_rate: 0.554203 Page_tot_fault: 143 Page_tot_pending: 87465
Total_memory_access_page_fault: 143, Average_latency: 9292052.000000
========================================Page thrashing statistics==============================
Page_validate: 11648 Page_evict_dirty: 416 Page_evict_not_dirty: 8976
Page: 787136 Thrashed: 6
Page: 787137 Thrashed: 6
Page: 787138 Thrashed: 6
Page: 787139 Thrashed: 6
Page: 787140 Thrashed: 6
Page: 787141 Thrashed: 6
Page: 787142 Thrashed: 6
Page: 787143 Thrashed: 6
Page: 787144 Thrashed: 6
Page: 787145 Thrashed: 6
Page: 787146 Thrashed: 6
Page: 787147 Thrashed: 6
Page: 787148 Thrashed: 6
Page: 787149 Thrashed: 6
Page: 787150 Thrashed: 6
Page: 787151 Thrashed: 6
Page: 787152 Thrashed: 6
Page: 787153 Thrashed: 6
Page: 787154 Thrashed: 6
Page: 787155 Thrashed: 6
Page: 787156 Thrashed: 6
Page: 787157 Thrashed: 6
Page: 787158 Thrashed: 6
Page: 787159 Thrashed: 6
Page: 787160 Thrashed: 6
Page: 787161 Thrashed: 6
Page: 787162 Thrashed: 6
Page: 787163 Thrashed: 6
Page: 787164 Thrashed: 6
Page: 787165 Thrashed: 6
Page: 787166 Thrashed: 6
Page: 787167 Thrashed: 6
Page: 787168 Thrashed: 6
Page: 787169 Thrashed: 6
Page: 787170 Thrashed: 6
Page: 787171 Thrashed: 6
Page: 787172 Thrashed: 6
Page: 787173 Thrashed: 6
Page: 787174 Thrashed: 6
Page: 787175 Thrashed: 6
Page: 787176 Thrashed: 6
Page: 787177 Thrashed: 6
Page: 787178 Thrashed: 6
Page: 787179 Thrashed: 6
Page: 787180 Thrashed: 6
Page: 787181 Thrashed: 6
Page: 787182 Thrashed: 6
Page: 787183 Thrashed: 6
Page: 787184 Thrashed: 6
Page: 787185 Thrashed: 6
Page: 787186 Thrashed: 6
Page: 787187 Thrashed: 6
Page: 787188 Thrashed: 6
Page: 787189 Thrashed: 6
Page: 787190 Thrashed: 6
Page: 787191 Thrashed: 6
Page: 787192 Thrashed: 6
Page: 787193 Thrashed: 6
Page: 787194 Thrashed: 6
Page: 787195 Thrashed: 6
Page: 787196 Thrashed: 6
Page: 787197 Thrashed: 6
Page: 787198 Thrashed: 6
Page: 787199 Thrashed: 6
Page: 787200 Thrashed: 6
Page: 787201 Thrashed: 6
Page: 787202 Thrashed: 6
Page: 787203 Thrashed: 6
Page: 787204 Thrashed: 6
Page: 787205 Thrashed: 6
Page: 787206 Thrashed: 6
Page: 787207 Thrashed: 6
Page: 787208 Thrashed: 6
Page: 787209 Thrashed: 6
Page: 787210 Thrashed: 6
Page: 787211 Thrashed: 6
Page: 787212 Thrashed: 6
Page: 787213 Thrashed: 6
Page: 787214 Thrashed: 6
Page: 787215 Thrashed: 6
Page: 787216 Thrashed: 6
Page: 787217 Thrashed: 6
Page: 787218 Thrashed: 6
Page: 787219 Thrashed: 6
Page: 787220 Thrashed: 6
Page: 787221 Thrashed: 6
Page: 787222 Thrashed: 6
Page: 787223 Thrashed: 6
Page: 787224 Thrashed: 6
Page: 787225 Thrashed: 6
Page: 787226 Thrashed: 6
Page: 787227 Thrashed: 6
Page: 787228 Thrashed: 6
Page: 787229 Thrashed: 6
Page: 787230 Thrashed: 6
Page: 787231 Thrashed: 6
Page: 787232 Thrashed: 6
Page: 787233 Thrashed: 6
Page: 787234 Thrashed: 6
Page: 787235 Thrashed: 6
Page: 787236 Thrashed: 6
Page: 787237 Thrashed: 6
Page: 787238 Thrashed: 6
Page: 787239 Thrashed: 6
Page: 787240 Thrashed: 6
Page: 787241 Thrashed: 6
Page: 787242 Thrashed: 6
Page: 787243 Thrashed: 6
Page: 787244 Thrashed: 6
Page: 787245 Thrashed: 6
Page: 787246 Thrashed: 6
Page: 787247 Thrashed: 6
Page: 787248 Thrashed: 6
Page: 787249 Thrashed: 6
Page: 787250 Thrashed: 6
Page: 787251 Thrashed: 6
Page: 787252 Thrashed: 6
Page: 787253 Thrashed: 6
Page: 787254 Thrashed: 6
Page: 787255 Thrashed: 6
Page: 787256 Thrashed: 6
Page: 787257 Thrashed: 6
Page: 787258 Thrashed: 6
Page: 787259 Thrashed: 6
Page: 787260 Thrashed: 6
Page: 787261 Thrashed: 6
Page: 787262 Thrashed: 6
Page: 787263 Thrashed: 6
Page: 787264 Thrashed: 6
Page: 787265 Thrashed: 6
Page: 787266 Thrashed: 6
Page: 787267 Thrashed: 6
Page: 787268 Thrashed: 6
Page: 787269 Thrashed: 6
Page: 787270 Thrashed: 6
Page: 787271 Thrashed: 6
Page: 787272 Thrashed: 6
Page: 787273 Thrashed: 6
Page: 787274 Thrashed: 6
Page: 787275 Thrashed: 6
Page: 787276 Thrashed: 6
Page: 787277 Thrashed: 6
Page: 787278 Thrashed: 6
Page: 787279 Thrashed: 6
Page: 787280 Thrashed: 6
Page: 787281 Thrashed: 6
Page: 787282 Thrashed: 6
Page: 787283 Thrashed: 6
Page: 787284 Thrashed: 6
Page: 787285 Thrashed: 6
Page: 787286 Thrashed: 6
Page: 787287 Thrashed: 6
Page: 787288 Thrashed: 6
Page: 787289 Thrashed: 6
Page: 787290 Thrashed: 6
Page: 787291 Thrashed: 6
Page: 787292 Thrashed: 6
Page: 787293 Thrashed: 6
Page: 787294 Thrashed: 6
Page: 787295 Thrashed: 6
Page: 787296 Thrashed: 6
Page: 787297 Thrashed: 6
Page: 787298 Thrashed: 6
Page: 787299 Thrashed: 6
Page: 787300 Thrashed: 6
Page: 787301 Thrashed: 6
Page: 787302 Thrashed: 6
Page: 787303 Thrashed: 6
Page: 787304 Thrashed: 6
Page: 787305 Thrashed: 6
Page: 787306 Thrashed: 6
Page: 787307 Thrashed: 6
Page: 787308 Thrashed: 6
Page: 787309 Thrashed: 6
Page: 787310 Thrashed: 6
Page: 787311 Thrashed: 6
Page: 787312 Thrashed: 6
Page: 787313 Thrashed: 6
Page: 787314 Thrashed: 6
Page: 787315 Thrashed: 6
Page: 787316 Thrashed: 6
Page: 787317 Thrashed: 6
Page: 787318 Thrashed: 6
Page: 787319 Thrashed: 6
Page: 787320 Thrashed: 6
Page: 787321 Thrashed: 6
Page: 787322 Thrashed: 6
Page: 787323 Thrashed: 6
Page: 787324 Thrashed: 6
Page: 787325 Thrashed: 6
Page: 787326 Thrashed: 6
Page: 787327 Thrashed: 6
Page: 787328 Thrashed: 6
Page: 787329 Thrashed: 6
Page: 787330 Thrashed: 6
Page: 787331 Thrashed: 6
Page: 787332 Thrashed: 6
Page: 787333 Thrashed: 6
Page: 787334 Thrashed: 6
Page: 787335 Thrashed: 6
Page: 787336 Thrashed: 6
Page: 787337 Thrashed: 6
Page: 787338 Thrashed: 6
Page: 787339 Thrashed: 6
Page: 787340 Thrashed: 6
Page: 787341 Thrashed: 6
Page: 787342 Thrashed: 6
Page: 787343 Thrashed: 6
Page: 787344 Thrashed: 6
Page: 787345 Thrashed: 6
Page: 787346 Thrashed: 6
Page: 787347 Thrashed: 6
Page: 787348 Thrashed: 6
Page: 787349 Thrashed: 6
Page: 787350 Thrashed: 6
Page: 787351 Thrashed: 6
Page: 787352 Thrashed: 6
Page: 787353 Thrashed: 6
Page: 787354 Thrashed: 6
Page: 787355 Thrashed: 6
Page: 787356 Thrashed: 6
Page: 787357 Thrashed: 6
Page: 787358 Thrashed: 6
Page: 787359 Thrashed: 6
Page: 787360 Thrashed: 6
Page: 787361 Thrashed: 6
Page: 787362 Thrashed: 6
Page: 787363 Thrashed: 6
Page: 787364 Thrashed: 6
Page: 787365 Thrashed: 6
Page: 787366 Thrashed: 6
Page: 787367 Thrashed: 6
Page: 787368 Thrashed: 6
Page: 787369 Thrashed: 6
Page: 787370 Thrashed: 6
Page: 787371 Thrashed: 6
Page: 787372 Thrashed: 6
Page: 787373 Thrashed: 6
Page: 787374 Thrashed: 6
Page: 787375 Thrashed: 6
Page: 787376 Thrashed: 6
Page: 787377 Thrashed: 6
Page: 787378 Thrashed: 6
Page: 787379 Thrashed: 6
Page: 787380 Thrashed: 6
Page: 787381 Thrashed: 6
Page: 787382 Thrashed: 6
Page: 787383 Thrashed: 6
Page: 787384 Thrashed: 6
Page: 787385 Thrashed: 6
Page: 787386 Thrashed: 6
Page: 787387 Thrashed: 6
Page: 787388 Thrashed: 6
Page: 787389 Thrashed: 6
Page: 787390 Thrashed: 6
Page: 787391 Thrashed: 6
Page: 787392 Thrashed: 5
Page: 787393 Thrashed: 5
Page: 787394 Thrashed: 5
Page: 787395 Thrashed: 5
Page: 787396 Thrashed: 5
Page: 787397 Thrashed: 5
Page: 787398 Thrashed: 5
Page: 787399 Thrashed: 5
Page: 787400 Thrashed: 5
Page: 787401 Thrashed: 5
Page: 787402 Thrashed: 5
Page: 787403 Thrashed: 5
Page: 787404 Thrashed: 5
Page: 787405 Thrashed: 5
Page: 787406 Thrashed: 5
Page: 787407 Thrashed: 5
Page: 787408 Thrashed: 3
Page: 787409 Thrashed: 3
Page: 787410 Thrashed: 3
Page: 787411 Thrashed: 3
Page: 787412 Thrashed: 3
Page: 787413 Thrashed: 3
Page: 787414 Thrashed: 3
Page: 787415 Thrashed: 3
Page: 787416 Thrashed: 3
Page: 787417 Thrashed: 3
Page: 787418 Thrashed: 3
Page: 787419 Thrashed: 3
Page: 787420 Thrashed: 3
Page: 787421 Thrashed: 3
Page: 787422 Thrashed: 3
Page: 787423 Thrashed: 3
Page: 787424 Thrashed: 3
Page: 787425 Thrashed: 3
Page: 787426 Thrashed: 3
Page: 787427 Thrashed: 3
Page: 787428 Thrashed: 3
Page: 787429 Thrashed: 3
Page: 787430 Thrashed: 3
Page: 787431 Thrashed: 3
Page: 787432 Thrashed: 3
Page: 787433 Thrashed: 3
Page: 787434 Thrashed: 3
Page: 787435 Thrashed: 3
Page: 787436 Thrashed: 3
Page: 787437 Thrashed: 3
Page: 787438 Thrashed: 3
Page: 787439 Thrashed: 3
Page: 787440 Thrashed: 3
Page: 787441 Thrashed: 3
Page: 787442 Thrashed: 3
Page: 787443 Thrashed: 3
Page: 787444 Thrashed: 3
Page: 787445 Thrashed: 3
Page: 787446 Thrashed: 3
Page: 787447 Thrashed: 3
Page: 787448 Thrashed: 3
Page: 787449 Thrashed: 3
Page: 787450 Thrashed: 3
Page: 787451 Thrashed: 3
Page: 787452 Thrashed: 3
Page: 787453 Thrashed: 3
Page: 787454 Thrashed: 3
Page: 787455 Thrashed: 3
Page: 787456 Thrashed: 3
Page: 787457 Thrashed: 3
Page: 787458 Thrashed: 3
Page: 787459 Thrashed: 3
Page: 787460 Thrashed: 3
Page: 787461 Thrashed: 3
Page: 787462 Thrashed: 3
Page: 787463 Thrashed: 3
Page: 787464 Thrashed: 3
Page: 787465 Thrashed: 3
Page: 787466 Thrashed: 3
Page: 787467 Thrashed: 3
Page: 787468 Thrashed: 3
Page: 787469 Thrashed: 3
Page: 787470 Thrashed: 3
Page: 787471 Thrashed: 3
Page: 787472 Thrashed: 3
Page: 787473 Thrashed: 3
Page: 787474 Thrashed: 3
Page: 787475 Thrashed: 3
Page: 787476 Thrashed: 3
Page: 787477 Thrashed: 3
Page: 787478 Thrashed: 3
Page: 787479 Thrashed: 3
Page: 787480 Thrashed: 3
Page: 787481 Thrashed: 3
Page: 787482 Thrashed: 3
Page: 787483 Thrashed: 3
Page: 787484 Thrashed: 3
Page: 787485 Thrashed: 3
Page: 787486 Thrashed: 3
Page: 787487 Thrashed: 3
Page: 787488 Thrashed: 4
Page: 787489 Thrashed: 4
Page: 787490 Thrashed: 4
Page: 787491 Thrashed: 4
Page: 787492 Thrashed: 4
Page: 787493 Thrashed: 4
Page: 787494 Thrashed: 4
Page: 787495 Thrashed: 4
Page: 787496 Thrashed: 4
Page: 787497 Thrashed: 4
Page: 787498 Thrashed: 4
Page: 787499 Thrashed: 4
Page: 787500 Thrashed: 4
Page: 787501 Thrashed: 4
Page: 787502 Thrashed: 4
Page: 787503 Thrashed: 4
Page: 787504 Thrashed: 4
Page: 787505 Thrashed: 4
Page: 787506 Thrashed: 4
Page: 787507 Thrashed: 4
Page: 787508 Thrashed: 4
Page: 787509 Thrashed: 4
Page: 787510 Thrashed: 4
Page: 787511 Thrashed: 4
Page: 787512 Thrashed: 4
Page: 787513 Thrashed: 4
Page: 787514 Thrashed: 4
Page: 787515 Thrashed: 4
Page: 787516 Thrashed: 4
Page: 787517 Thrashed: 4
Page: 787518 Thrashed: 4
Page: 787519 Thrashed: 4
Page: 787520 Thrashed: 6
Page: 787521 Thrashed: 6
Page: 787522 Thrashed: 6
Page: 787523 Thrashed: 6
Page: 787524 Thrashed: 6
Page: 787525 Thrashed: 6
Page: 787526 Thrashed: 6
Page: 787527 Thrashed: 6
Page: 787528 Thrashed: 6
Page: 787529 Thrashed: 6
Page: 787530 Thrashed: 6
Page: 787531 Thrashed: 6
Page: 787532 Thrashed: 6
Page: 787533 Thrashed: 6
Page: 787534 Thrashed: 6
Page: 787535 Thrashed: 6
Page: 787536 Thrashed: 6
Page: 787537 Thrashed: 6
Page: 787538 Thrashed: 6
Page: 787539 Thrashed: 6
Page: 787540 Thrashed: 6
Page: 787541 Thrashed: 6
Page: 787542 Thrashed: 6
Page: 787543 Thrashed: 6
Page: 787544 Thrashed: 6
Page: 787545 Thrashed: 6
Page: 787546 Thrashed: 6
Page: 787547 Thrashed: 6
Page: 787548 Thrashed: 6
Page: 787549 Thrashed: 6
Page: 787550 Thrashed: 6
Page: 787551 Thrashed: 6
Page: 787552 Thrashed: 6
Page: 787553 Thrashed: 6
Page: 787554 Thrashed: 6
Page: 787555 Thrashed: 6
Page: 787556 Thrashed: 6
Page: 787557 Thrashed: 6
Page: 787558 Thrashed: 6
Page: 787559 Thrashed: 6
Page: 787560 Thrashed: 6
Page: 787561 Thrashed: 6
Page: 787562 Thrashed: 6
Page: 787563 Thrashed: 6
Page: 787564 Thrashed: 6
Page: 787565 Thrashed: 6
Page: 787566 Thrashed: 6
Page: 787567 Thrashed: 6
Page: 787568 Thrashed: 6
Page: 787569 Thrashed: 6
Page: 787570 Thrashed: 6
Page: 787571 Thrashed: 6
Page: 787572 Thrashed: 6
Page: 787573 Thrashed: 6
Page: 787574 Thrashed: 6
Page: 787575 Thrashed: 6
Page: 787576 Thrashed: 6
Page: 787577 Thrashed: 6
Page: 787578 Thrashed: 6
Page: 787579 Thrashed: 6
Page: 787580 Thrashed: 6
Page: 787581 Thrashed: 6
Page: 787582 Thrashed: 6
Page: 787583 Thrashed: 6
Page: 787584 Thrashed: 6
Page: 787585 Thrashed: 6
Page: 787586 Thrashed: 6
Page: 787587 Thrashed: 6
Page: 787588 Thrashed: 6
Page: 787589 Thrashed: 6
Page: 787590 Thrashed: 6
Page: 787591 Thrashed: 6
Page: 787592 Thrashed: 6
Page: 787593 Thrashed: 6
Page: 787594 Thrashed: 6
Page: 787595 Thrashed: 6
Page: 787596 Thrashed: 6
Page: 787597 Thrashed: 6
Page: 787598 Thrashed: 6
Page: 787599 Thrashed: 6
Page: 787600 Thrashed: 6
Page: 787601 Thrashed: 6
Page: 787602 Thrashed: 6
Page: 787603 Thrashed: 6
Page: 787604 Thrashed: 6
Page: 787605 Thrashed: 6
Page: 787606 Thrashed: 6
Page: 787607 Thrashed: 6
Page: 787608 Thrashed: 6
Page: 787609 Thrashed: 6
Page: 787610 Thrashed: 6
Page: 787611 Thrashed: 6
Page: 787612 Thrashed: 6
Page: 787613 Thrashed: 6
Page: 787614 Thrashed: 6
Page: 787615 Thrashed: 6
Page: 787616 Thrashed: 6
Page: 787617 Thrashed: 6
Page: 787618 Thrashed: 6
Page: 787619 Thrashed: 6
Page: 787620 Thrashed: 6
Page: 787621 Thrashed: 6
Page: 787622 Thrashed: 6
Page: 787623 Thrashed: 6
Page: 787624 Thrashed: 6
Page: 787625 Thrashed: 6
Page: 787626 Thrashed: 6
Page: 787627 Thrashed: 6
Page: 787628 Thrashed: 6
Page: 787629 Thrashed: 6
Page: 787630 Thrashed: 6
Page: 787631 Thrashed: 6
Page: 787632 Thrashed: 6
Page: 787633 Thrashed: 6
Page: 787634 Thrashed: 6
Page: 787635 Thrashed: 6
Page: 787636 Thrashed: 6
Page: 787637 Thrashed: 6
Page: 787638 Thrashed: 6
Page: 787639 Thrashed: 6
Page: 787640 Thrashed: 6
Page: 787641 Thrashed: 6
Page: 787642 Thrashed: 6
Page: 787643 Thrashed: 6
Page: 787644 Thrashed: 6
Page: 787645 Thrashed: 6
Page: 787646 Thrashed: 6
Page: 787647 Thrashed: 6
Page: 787648 Thrashed: 6
Page: 787649 Thrashed: 6
Page: 787650 Thrashed: 6
Page: 787651 Thrashed: 6
Page: 787652 Thrashed: 6
Page: 787653 Thrashed: 6
Page: 787654 Thrashed: 6
Page: 787655 Thrashed: 6
Page: 787656 Thrashed: 6
Page: 787657 Thrashed: 6
Page: 787658 Thrashed: 6
Page: 787659 Thrashed: 6
Page: 787660 Thrashed: 6
Page: 787661 Thrashed: 6
Page: 787662 Thrashed: 6
Page: 787663 Thrashed: 6
Page: 787664 Thrashed: 6
Page: 787665 Thrashed: 6
Page: 787666 Thrashed: 6
Page: 787667 Thrashed: 6
Page: 787668 Thrashed: 6
Page: 787669 Thrashed: 6
Page: 787670 Thrashed: 6
Page: 787671 Thrashed: 6
Page: 787672 Thrashed: 6
Page: 787673 Thrashed: 6
Page: 787674 Thrashed: 6
Page: 787675 Thrashed: 6
Page: 787676 Thrashed: 6
Page: 787677 Thrashed: 6
Page: 787678 Thrashed: 6
Page: 787679 Thrashed: 6
Page: 787680 Thrashed: 6
Page: 787681 Thrashed: 6
Page: 787682 Thrashed: 6
Page: 787683 Thrashed: 6
Page: 787684 Thrashed: 6
Page: 787685 Thrashed: 6
Page: 787686 Thrashed: 6
Page: 787687 Thrashed: 6
Page: 787688 Thrashed: 6
Page: 787689 Thrashed: 6
Page: 787690 Thrashed: 6
Page: 787691 Thrashed: 6
Page: 787692 Thrashed: 6
Page: 787693 Thrashed: 6
Page: 787694 Thrashed: 6
Page: 787695 Thrashed: 6
Page: 787696 Thrashed: 6
Page: 787697 Thrashed: 6
Page: 787698 Thrashed: 6
Page: 787699 Thrashed: 6
Page: 787700 Thrashed: 6
Page: 787701 Thrashed: 6
Page: 787702 Thrashed: 6
Page: 787703 Thrashed: 6
Page: 787704 Thrashed: 6
Page: 787705 Thrashed: 6
Page: 787706 Thrashed: 6
Page: 787707 Thrashed: 6
Page: 787708 Thrashed: 6
Page: 787709 Thrashed: 6
Page: 787710 Thrashed: 6
Page: 787711 Thrashed: 6
Page: 787712 Thrashed: 6
Page: 787713 Thrashed: 6
Page: 787714 Thrashed: 6
Page: 787715 Thrashed: 6
Page: 787716 Thrashed: 6
Page: 787717 Thrashed: 6
Page: 787718 Thrashed: 6
Page: 787719 Thrashed: 6
Page: 787720 Thrashed: 6
Page: 787721 Thrashed: 6
Page: 787722 Thrashed: 6
Page: 787723 Thrashed: 6
Page: 787724 Thrashed: 6
Page: 787725 Thrashed: 6
Page: 787726 Thrashed: 6
Page: 787727 Thrashed: 6
Page: 787728 Thrashed: 6
Page: 787729 Thrashed: 6
Page: 787730 Thrashed: 6
Page: 787731 Thrashed: 6
Page: 787732 Thrashed: 6
Page: 787733 Thrashed: 6
Page: 787734 Thrashed: 6
Page: 787735 Thrashed: 6
Page: 787736 Thrashed: 6
Page: 787737 Thrashed: 6
Page: 787738 Thrashed: 6
Page: 787739 Thrashed: 6
Page: 787740 Thrashed: 6
Page: 787741 Thrashed: 6
Page: 787742 Thrashed: 6
Page: 787743 Thrashed: 6
Page: 787744 Thrashed: 6
Page: 787745 Thrashed: 6
Page: 787746 Thrashed: 6
Page: 787747 Thrashed: 6
Page: 787748 Thrashed: 6
Page: 787749 Thrashed: 6
Page: 787750 Thrashed: 6
Page: 787751 Thrashed: 6
Page: 787752 Thrashed: 6
Page: 787753 Thrashed: 6
Page: 787754 Thrashed: 6
Page: 787755 Thrashed: 6
Page: 787756 Thrashed: 6
Page: 787757 Thrashed: 6
Page: 787758 Thrashed: 6
Page: 787759 Thrashed: 6
Page: 787760 Thrashed: 6
Page: 787761 Thrashed: 6
Page: 787762 Thrashed: 6
Page: 787763 Thrashed: 6
Page: 787764 Thrashed: 6
Page: 787765 Thrashed: 6
Page: 787766 Thrashed: 6
Page: 787767 Thrashed: 6
Page: 787768 Thrashed: 6
Page: 787769 Thrashed: 6
Page: 787770 Thrashed: 6
Page: 787771 Thrashed: 6
Page: 787772 Thrashed: 6
Page: 787773 Thrashed: 6
Page: 787774 Thrashed: 6
Page: 787775 Thrashed: 6
Page: 787776 Thrashed: 6
Page: 787777 Thrashed: 6
Page: 787778 Thrashed: 6
Page: 787779 Thrashed: 6
Page: 787780 Thrashed: 6
Page: 787781 Thrashed: 6
Page: 787782 Thrashed: 6
Page: 787783 Thrashed: 6
Page: 787784 Thrashed: 6
Page: 787785 Thrashed: 6
Page: 787786 Thrashed: 6
Page: 787787 Thrashed: 6
Page: 787788 Thrashed: 6
Page: 787789 Thrashed: 6
Page: 787790 Thrashed: 6
Page: 787791 Thrashed: 6
Page: 787792 Thrashed: 6
Page: 787793 Thrashed: 6
Page: 787794 Thrashed: 6
Page: 787795 Thrashed: 6
Page: 787796 Thrashed: 6
Page: 787797 Thrashed: 6
Page: 787798 Thrashed: 6
Page: 787799 Thrashed: 6
Page: 787800 Thrashed: 6
Page: 787801 Thrashed: 6
Page: 787802 Thrashed: 6
Page: 787803 Thrashed: 6
Page: 787804 Thrashed: 6
Page: 787805 Thrashed: 6
Page: 787806 Thrashed: 6
Page: 787807 Thrashed: 6
Page: 787808 Thrashed: 6
Page: 787809 Thrashed: 6
Page: 787810 Thrashed: 6
Page: 787811 Thrashed: 6
Page: 787812 Thrashed: 6
Page: 787813 Thrashed: 6
Page: 787814 Thrashed: 6
Page: 787815 Thrashed: 6
Page: 787816 Thrashed: 6
Page: 787817 Thrashed: 6
Page: 787818 Thrashed: 6
Page: 787819 Thrashed: 6
Page: 787820 Thrashed: 6
Page: 787821 Thrashed: 6
Page: 787822 Thrashed: 6
Page: 787823 Thrashed: 6
Page: 787824 Thrashed: 6
Page: 787825 Thrashed: 6
Page: 787826 Thrashed: 6
Page: 787827 Thrashed: 6
Page: 787828 Thrashed: 6
Page: 787829 Thrashed: 6
Page: 787830 Thrashed: 6
Page: 787831 Thrashed: 6
Page: 787832 Thrashed: 6
Page: 787833 Thrashed: 6
Page: 787834 Thrashed: 6
Page: 787835 Thrashed: 6
Page: 787836 Thrashed: 6
Page: 787837 Thrashed: 6
Page: 787838 Thrashed: 6
Page: 787839 Thrashed: 6
Page: 787840 Thrashed: 6
Page: 787841 Thrashed: 6
Page: 787842 Thrashed: 6
Page: 787843 Thrashed: 6
Page: 787844 Thrashed: 6
Page: 787845 Thrashed: 6
Page: 787846 Thrashed: 6
Page: 787847 Thrashed: 6
Page: 787848 Thrashed: 6
Page: 787849 Thrashed: 6
Page: 787850 Thrashed: 6
Page: 787851 Thrashed: 6
Page: 787852 Thrashed: 6
Page: 787853 Thrashed: 6
Page: 787854 Thrashed: 6
Page: 787855 Thrashed: 6
Page: 787856 Thrashed: 7
Page: 787857 Thrashed: 7
Page: 787858 Thrashed: 7
Page: 787859 Thrashed: 7
Page: 787860 Thrashed: 7
Page: 787861 Thrashed: 7
Page: 787862 Thrashed: 7
Page: 787863 Thrashed: 7
Page: 787864 Thrashed: 7
Page: 787865 Thrashed: 7
Page: 787866 Thrashed: 7
Page: 787867 Thrashed: 7
Page: 787868 Thrashed: 7
Page: 787869 Thrashed: 7
Page: 787870 Thrashed: 7
Page: 787871 Thrashed: 7
Page: 787872 Thrashed: 6
Page: 787873 Thrashed: 6
Page: 787874 Thrashed: 6
Page: 787875 Thrashed: 6
Page: 787876 Thrashed: 6
Page: 787877 Thrashed: 6
Page: 787878 Thrashed: 6
Page: 787879 Thrashed: 6
Page: 787880 Thrashed: 6
Page: 787881 Thrashed: 6
Page: 787882 Thrashed: 6
Page: 787883 Thrashed: 6
Page: 787884 Thrashed: 6
Page: 787885 Thrashed: 6
Page: 787886 Thrashed: 6
Page: 787887 Thrashed: 6
Page: 787888 Thrashed: 6
Page: 787889 Thrashed: 6
Page: 787890 Thrashed: 6
Page: 787891 Thrashed: 6
Page: 787892 Thrashed: 6
Page: 787893 Thrashed: 6
Page: 787894 Thrashed: 6
Page: 787895 Thrashed: 6
Page: 787896 Thrashed: 6
Page: 787897 Thrashed: 6
Page: 787898 Thrashed: 6
Page: 787899 Thrashed: 6
Page: 787900 Thrashed: 6
Page: 787901 Thrashed: 6
Page: 787902 Thrashed: 6
Page: 787903 Thrashed: 6
Page: 787904 Thrashed: 6
Page: 787905 Thrashed: 6
Page: 787906 Thrashed: 6
Page: 787907 Thrashed: 6
Page: 787908 Thrashed: 6
Page: 787909 Thrashed: 6
Page: 787910 Thrashed: 6
Page: 787911 Thrashed: 6
Page: 787912 Thrashed: 6
Page: 787913 Thrashed: 6
Page: 787914 Thrashed: 6
Page: 787915 Thrashed: 6
Page: 787916 Thrashed: 6
Page: 787917 Thrashed: 6
Page: 787918 Thrashed: 6
Page: 787919 Thrashed: 6
Page: 787920 Thrashed: 6
Page: 787921 Thrashed: 6
Page: 787922 Thrashed: 6
Page: 787923 Thrashed: 6
Page: 787924 Thrashed: 6
Page: 787925 Thrashed: 6
Page: 787926 Thrashed: 6
Page: 787927 Thrashed: 6
Page: 787928 Thrashed: 6
Page: 787929 Thrashed: 6
Page: 787930 Thrashed: 6
Page: 787931 Thrashed: 6
Page: 787932 Thrashed: 6
Page: 787933 Thrashed: 6
Page: 787934 Thrashed: 6
Page: 787935 Thrashed: 6
Page: 787936 Thrashed: 6
Page: 787937 Thrashed: 6
Page: 787938 Thrashed: 6
Page: 787939 Thrashed: 6
Page: 787940 Thrashed: 6
Page: 787941 Thrashed: 6
Page: 787942 Thrashed: 6
Page: 787943 Thrashed: 6
Page: 787944 Thrashed: 6
Page: 787945 Thrashed: 6
Page: 787946 Thrashed: 6
Page: 787947 Thrashed: 6
Page: 787948 Thrashed: 6
Page: 787949 Thrashed: 6
Page: 787950 Thrashed: 6
Page: 787951 Thrashed: 6
Page: 787952 Thrashed: 6
Page: 787953 Thrashed: 6
Page: 787954 Thrashed: 6
Page: 787955 Thrashed: 6
Page: 787956 Thrashed: 6
Page: 787957 Thrashed: 6
Page: 787958 Thrashed: 6
Page: 787959 Thrashed: 6
Page: 787960 Thrashed: 6
Page: 787961 Thrashed: 6
Page: 787962 Thrashed: 6
Page: 787963 Thrashed: 6
Page: 787964 Thrashed: 6
Page: 787965 Thrashed: 6
Page: 787966 Thrashed: 6
Page: 787967 Thrashed: 6
Page: 787968 Thrashed: 7
Page: 787969 Thrashed: 7
Page: 787970 Thrashed: 7
Page: 787971 Thrashed: 7
Page: 787972 Thrashed: 7
Page: 787973 Thrashed: 7
Page: 787974 Thrashed: 7
Page: 787975 Thrashed: 7
Page: 787976 Thrashed: 7
Page: 787977 Thrashed: 7
Page: 787978 Thrashed: 7
Page: 787979 Thrashed: 7
Page: 787980 Thrashed: 7
Page: 787981 Thrashed: 7
Page: 787982 Thrashed: 7
Page: 787983 Thrashed: 7
Page: 787984 Thrashed: 6
Page: 787985 Thrashed: 6
Page: 787986 Thrashed: 6
Page: 787987 Thrashed: 6
Page: 787988 Thrashed: 6
Page: 787989 Thrashed: 6
Page: 787990 Thrashed: 6
Page: 787991 Thrashed: 6
Page: 787992 Thrashed: 6
Page: 787993 Thrashed: 6
Page: 787994 Thrashed: 6
Page: 787995 Thrashed: 6
Page: 787996 Thrashed: 6
Page: 787997 Thrashed: 6
Page: 787998 Thrashed: 6
Page: 787999 Thrashed: 6
Page: 788000 Thrashed: 6
Page: 788001 Thrashed: 6
Page: 788002 Thrashed: 6
Page: 788003 Thrashed: 6
Page: 788004 Thrashed: 6
Page: 788005 Thrashed: 6
Page: 788006 Thrashed: 6
Page: 788007 Thrashed: 6
Page: 788008 Thrashed: 6
Page: 788009 Thrashed: 6
Page: 788010 Thrashed: 6
Page: 788011 Thrashed: 6
Page: 788012 Thrashed: 6
Page: 788013 Thrashed: 6
Page: 788014 Thrashed: 6
Page: 788015 Thrashed: 6
Page: 788016 Thrashed: 6
Page: 788017 Thrashed: 6
Page: 788018 Thrashed: 6
Page: 788019 Thrashed: 6
Page: 788020 Thrashed: 6
Page: 788021 Thrashed: 6
Page: 788022 Thrashed: 6
Page: 788023 Thrashed: 6
Page: 788024 Thrashed: 6
Page: 788025 Thrashed: 6
Page: 788026 Thrashed: 6
Page: 788027 Thrashed: 6
Page: 788028 Thrashed: 6
Page: 788029 Thrashed: 6
Page: 788030 Thrashed: 6
Page: 788031 Thrashed: 6
Page: 788032 Thrashed: 6
Page: 788033 Thrashed: 6
Page: 788034 Thrashed: 6
Page: 788035 Thrashed: 6
Page: 788036 Thrashed: 6
Page: 788037 Thrashed: 6
Page: 788038 Thrashed: 6
Page: 788039 Thrashed: 6
Page: 788040 Thrashed: 6
Page: 788041 Thrashed: 6
Page: 788042 Thrashed: 6
Page: 788043 Thrashed: 6
Page: 788044 Thrashed: 6
Page: 788045 Thrashed: 6
Page: 788046 Thrashed: 6
Page: 788047 Thrashed: 6
Page: 788048 Thrashed: 6
Page: 788049 Thrashed: 6
Page: 788050 Thrashed: 6
Page: 788051 Thrashed: 6
Page: 788052 Thrashed: 6
Page: 788053 Thrashed: 6
Page: 788054 Thrashed: 6
Page: 788055 Thrashed: 6
Page: 788056 Thrashed: 6
Page: 788057 Thrashed: 6
Page: 788058 Thrashed: 6
Page: 788059 Thrashed: 6
Page: 788060 Thrashed: 6
Page: 788061 Thrashed: 6
Page: 788062 Thrashed: 6
Page: 788063 Thrashed: 6
Page: 788064 Thrashed: 6
Page: 788065 Thrashed: 6
Page: 788066 Thrashed: 6
Page: 788067 Thrashed: 6
Page: 788068 Thrashed: 6
Page: 788069 Thrashed: 6
Page: 788070 Thrashed: 6
Page: 788071 Thrashed: 6
Page: 788072 Thrashed: 6
Page: 788073 Thrashed: 6
Page: 788074 Thrashed: 6
Page: 788075 Thrashed: 6
Page: 788076 Thrashed: 6
Page: 788077 Thrashed: 6
Page: 788078 Thrashed: 6
Page: 788079 Thrashed: 6
Page: 788080 Thrashed: 6
Page: 788081 Thrashed: 6
Page: 788082 Thrashed: 6
Page: 788083 Thrashed: 6
Page: 788084 Thrashed: 6
Page: 788085 Thrashed: 6
Page: 788086 Thrashed: 6
Page: 788087 Thrashed: 6
Page: 788088 Thrashed: 6
Page: 788089 Thrashed: 6
Page: 788090 Thrashed: 6
Page: 788091 Thrashed: 6
Page: 788092 Thrashed: 6
Page: 788093 Thrashed: 6
Page: 788094 Thrashed: 6
Page: 788095 Thrashed: 6
Page: 788096 Thrashed: 6
Page: 788097 Thrashed: 6
Page: 788098 Thrashed: 6
Page: 788099 Thrashed: 6
Page: 788100 Thrashed: 6
Page: 788101 Thrashed: 6
Page: 788102 Thrashed: 6
Page: 788103 Thrashed: 6
Page: 788104 Thrashed: 6
Page: 788105 Thrashed: 6
Page: 788106 Thrashed: 6
Page: 788107 Thrashed: 6
Page: 788108 Thrashed: 6
Page: 788109 Thrashed: 6
Page: 788110 Thrashed: 6
Page: 788111 Thrashed: 6
Page: 788112 Thrashed: 6
Page: 788113 Thrashed: 6
Page: 788114 Thrashed: 6
Page: 788115 Thrashed: 6
Page: 788116 Thrashed: 6
Page: 788117 Thrashed: 6
Page: 788118 Thrashed: 6
Page: 788119 Thrashed: 6
Page: 788120 Thrashed: 6
Page: 788121 Thrashed: 6
Page: 788122 Thrashed: 6
Page: 788123 Thrashed: 6
Page: 788124 Thrashed: 6
Page: 788125 Thrashed: 6
Page: 788126 Thrashed: 6
Page: 788127 Thrashed: 6
Page: 788128 Thrashed: 6
Page: 788129 Thrashed: 6
Page: 788130 Thrashed: 6
Page: 788131 Thrashed: 6
Page: 788132 Thrashed: 6
Page: 788133 Thrashed: 6
Page: 788134 Thrashed: 6
Page: 788135 Thrashed: 6
Page: 788136 Thrashed: 6
Page: 788137 Thrashed: 6
Page: 788138 Thrashed: 6
Page: 788139 Thrashed: 6
Page: 788140 Thrashed: 6
Page: 788141 Thrashed: 6
Page: 788142 Thrashed: 6
Page: 788143 Thrashed: 6
Page: 788144 Thrashed: 6
Page: 788145 Thrashed: 6
Page: 788146 Thrashed: 6
Page: 788147 Thrashed: 6
Page: 788148 Thrashed: 6
Page: 788149 Thrashed: 6
Page: 788150 Thrashed: 6
Page: 788151 Thrashed: 6
Page: 788152 Thrashed: 6
Page: 788153 Thrashed: 6
Page: 788154 Thrashed: 6
Page: 788155 Thrashed: 6
Page: 788156 Thrashed: 6
Page: 788157 Thrashed: 6
Page: 788158 Thrashed: 6
Page: 788159 Thrashed: 6
Page: 788160 Thrashed: 7
Page: 788161 Thrashed: 7
Page: 788162 Thrashed: 7
Page: 788163 Thrashed: 7
Page: 788164 Thrashed: 7
Page: 788165 Thrashed: 7
Page: 788166 Thrashed: 7
Page: 788167 Thrashed: 7
Page: 788168 Thrashed: 7
Page: 788169 Thrashed: 7
Page: 788170 Thrashed: 7
Page: 788171 Thrashed: 7
Page: 788172 Thrashed: 7
Page: 788173 Thrashed: 7
Page: 788174 Thrashed: 7
Page: 788175 Thrashed: 7
Page: 788176 Thrashed: 7
Page: 788177 Thrashed: 7
Page: 788178 Thrashed: 7
Page: 788179 Thrashed: 7
Page: 788180 Thrashed: 7
Page: 788181 Thrashed: 7
Page: 788182 Thrashed: 7
Page: 788183 Thrashed: 7
Page: 788184 Thrashed: 7
Page: 788185 Thrashed: 7
Page: 788186 Thrashed: 7
Page: 788187 Thrashed: 7
Page: 788188 Thrashed: 7
Page: 788189 Thrashed: 7
Page: 788190 Thrashed: 7
Page: 788191 Thrashed: 7
Page: 788192 Thrashed: 7
Page: 788193 Thrashed: 7
Page: 788194 Thrashed: 7
Page: 788195 Thrashed: 7
Page: 788196 Thrashed: 7
Page: 788197 Thrashed: 7
Page: 788198 Thrashed: 7
Page: 788199 Thrashed: 7
Page: 788200 Thrashed: 7
Page: 788201 Thrashed: 7
Page: 788202 Thrashed: 7
Page: 788203 Thrashed: 7
Page: 788204 Thrashed: 7
Page: 788205 Thrashed: 7
Page: 788206 Thrashed: 7
Page: 788207 Thrashed: 7
Page: 788208 Thrashed: 7
Page: 788209 Thrashed: 7
Page: 788210 Thrashed: 7
Page: 788211 Thrashed: 7
Page: 788212 Thrashed: 7
Page: 788213 Thrashed: 7
Page: 788214 Thrashed: 7
Page: 788215 Thrashed: 7
Page: 788216 Thrashed: 7
Page: 788217 Thrashed: 7
Page: 788218 Thrashed: 7
Page: 788219 Thrashed: 7
Page: 788220 Thrashed: 7
Page: 788221 Thrashed: 7
Page: 788222 Thrashed: 7
Page: 788223 Thrashed: 7
Page: 788224 Thrashed: 7
Page: 788225 Thrashed: 7
Page: 788226 Thrashed: 7
Page: 788227 Thrashed: 7
Page: 788228 Thrashed: 7
Page: 788229 Thrashed: 7
Page: 788230 Thrashed: 7
Page: 788231 Thrashed: 7
Page: 788232 Thrashed: 7
Page: 788233 Thrashed: 7
Page: 788234 Thrashed: 7
Page: 788235 Thrashed: 7
Page: 788236 Thrashed: 7
Page: 788237 Thrashed: 7
Page: 788238 Thrashed: 7
Page: 788239 Thrashed: 7
Page: 788240 Thrashed: 7
Page: 788241 Thrashed: 7
Page: 788242 Thrashed: 7
Page: 788243 Thrashed: 7
Page: 788244 Thrashed: 7
Page: 788245 Thrashed: 7
Page: 788246 Thrashed: 7
Page: 788247 Thrashed: 7
Page: 788248 Thrashed: 7
Page: 788249 Thrashed: 7
Page: 788250 Thrashed: 7
Page: 788251 Thrashed: 7
Page: 788252 Thrashed: 7
Page: 788253 Thrashed: 7
Page: 788254 Thrashed: 7
Page: 788255 Thrashed: 7
Page: 788256 Thrashed: 7
Page: 788257 Thrashed: 7
Page: 788258 Thrashed: 7
Page: 788259 Thrashed: 7
Page: 788260 Thrashed: 7
Page: 788261 Thrashed: 7
Page: 788262 Thrashed: 7
Page: 788263 Thrashed: 7
Page: 788264 Thrashed: 7
Page: 788265 Thrashed: 7
Page: 788266 Thrashed: 7
Page: 788267 Thrashed: 7
Page: 788268 Thrashed: 7
Page: 788269 Thrashed: 7
Page: 788270 Thrashed: 7
Page: 788271 Thrashed: 7
Page: 788272 Thrashed: 7
Page: 788273 Thrashed: 7
Page: 788274 Thrashed: 7
Page: 788275 Thrashed: 7
Page: 788276 Thrashed: 7
Page: 788277 Thrashed: 7
Page: 788278 Thrashed: 7
Page: 788279 Thrashed: 7
Page: 788280 Thrashed: 7
Page: 788281 Thrashed: 7
Page: 788282 Thrashed: 7
Page: 788283 Thrashed: 7
Page: 788284 Thrashed: 7
Page: 788285 Thrashed: 7
Page: 788286 Thrashed: 7
Page: 788287 Thrashed: 7
Page: 788288 Thrashed: 6
Page: 788289 Thrashed: 6
Page: 788290 Thrashed: 6
Page: 788291 Thrashed: 6
Page: 788292 Thrashed: 6
Page: 788293 Thrashed: 6
Page: 788294 Thrashed: 6
Page: 788295 Thrashed: 6
Page: 788296 Thrashed: 6
Page: 788297 Thrashed: 6
Page: 788298 Thrashed: 6
Page: 788299 Thrashed: 6
Page: 788300 Thrashed: 6
Page: 788301 Thrashed: 6
Page: 788302 Thrashed: 6
Page: 788303 Thrashed: 6
Page: 788304 Thrashed: 6
Page: 788305 Thrashed: 6
Page: 788306 Thrashed: 6
Page: 788307 Thrashed: 6
Page: 788308 Thrashed: 6
Page: 788309 Thrashed: 6
Page: 788310 Thrashed: 6
Page: 788311 Thrashed: 6
Page: 788312 Thrashed: 6
Page: 788313 Thrashed: 6
Page: 788314 Thrashed: 6
Page: 788315 Thrashed: 6
Page: 788316 Thrashed: 6
Page: 788317 Thrashed: 6
Page: 788318 Thrashed: 6
Page: 788319 Thrashed: 6
Page: 788320 Thrashed: 7
Page: 788321 Thrashed: 7
Page: 788322 Thrashed: 7
Page: 788323 Thrashed: 7
Page: 788324 Thrashed: 7
Page: 788325 Thrashed: 7
Page: 788326 Thrashed: 7
Page: 788327 Thrashed: 7
Page: 788328 Thrashed: 7
Page: 788329 Thrashed: 7
Page: 788330 Thrashed: 7
Page: 788331 Thrashed: 7
Page: 788332 Thrashed: 7
Page: 788333 Thrashed: 7
Page: 788334 Thrashed: 7
Page: 788335 Thrashed: 7
Page: 788336 Thrashed: 7
Page: 788337 Thrashed: 7
Page: 788338 Thrashed: 7
Page: 788339 Thrashed: 7
Page: 788340 Thrashed: 7
Page: 788341 Thrashed: 7
Page: 788342 Thrashed: 7
Page: 788343 Thrashed: 7
Page: 788344 Thrashed: 7
Page: 788345 Thrashed: 7
Page: 788346 Thrashed: 7
Page: 788347 Thrashed: 7
Page: 788348 Thrashed: 7
Page: 788349 Thrashed: 7
Page: 788350 Thrashed: 7
Page: 788351 Thrashed: 7
Page: 788352 Thrashed: 7
Page: 788353 Thrashed: 7
Page: 788354 Thrashed: 7
Page: 788355 Thrashed: 7
Page: 788356 Thrashed: 7
Page: 788357 Thrashed: 7
Page: 788358 Thrashed: 7
Page: 788359 Thrashed: 7
Page: 788360 Thrashed: 7
Page: 788361 Thrashed: 7
Page: 788362 Thrashed: 7
Page: 788363 Thrashed: 7
Page: 788364 Thrashed: 7
Page: 788365 Thrashed: 7
Page: 788366 Thrashed: 7
Page: 788367 Thrashed: 7
Page: 788368 Thrashed: 7
Page: 788369 Thrashed: 7
Page: 788370 Thrashed: 7
Page: 788371 Thrashed: 7
Page: 788372 Thrashed: 7
Page: 788373 Thrashed: 7
Page: 788374 Thrashed: 7
Page: 788375 Thrashed: 7
Page: 788376 Thrashed: 7
Page: 788377 Thrashed: 7
Page: 788378 Thrashed: 7
Page: 788379 Thrashed: 7
Page: 788380 Thrashed: 7
Page: 788381 Thrashed: 7
Page: 788382 Thrashed: 7
Page: 788383 Thrashed: 7
Page: 788384 Thrashed: 7
Page: 788385 Thrashed: 7
Page: 788386 Thrashed: 7
Page: 788387 Thrashed: 7
Page: 788388 Thrashed: 7
Page: 788389 Thrashed: 7
Page: 788390 Thrashed: 7
Page: 788391 Thrashed: 7
Page: 788392 Thrashed: 7
Page: 788393 Thrashed: 7
Page: 788394 Thrashed: 7
Page: 788395 Thrashed: 7
Page: 788396 Thrashed: 7
Page: 788397 Thrashed: 7
Page: 788398 Thrashed: 7
Page: 788399 Thrashed: 7
Page: 788400 Thrashed: 7
Page: 788401 Thrashed: 7
Page: 788402 Thrashed: 7
Page: 788403 Thrashed: 7
Page: 788404 Thrashed: 7
Page: 788405 Thrashed: 7
Page: 788406 Thrashed: 7
Page: 788407 Thrashed: 7
Page: 788408 Thrashed: 7
Page: 788409 Thrashed: 7
Page: 788410 Thrashed: 7
Page: 788411 Thrashed: 7
Page: 788412 Thrashed: 7
Page: 788413 Thrashed: 7
Page: 788414 Thrashed: 7
Page: 788415 Thrashed: 7
Page: 788416 Thrashed: 6
Page: 788417 Thrashed: 6
Page: 788418 Thrashed: 6
Page: 788419 Thrashed: 6
Page: 788420 Thrashed: 6
Page: 788421 Thrashed: 6
Page: 788422 Thrashed: 6
Page: 788423 Thrashed: 6
Page: 788424 Thrashed: 6
Page: 788425 Thrashed: 6
Page: 788426 Thrashed: 6
Page: 788427 Thrashed: 6
Page: 788428 Thrashed: 6
Page: 788429 Thrashed: 6
Page: 788430 Thrashed: 6
Page: 788431 Thrashed: 6
Page: 788432 Thrashed: 6
Page: 788433 Thrashed: 6
Page: 788434 Thrashed: 6
Page: 788435 Thrashed: 6
Page: 788436 Thrashed: 6
Page: 788437 Thrashed: 6
Page: 788438 Thrashed: 6
Page: 788439 Thrashed: 6
Page: 788440 Thrashed: 6
Page: 788441 Thrashed: 6
Page: 788442 Thrashed: 6
Page: 788443 Thrashed: 6
Page: 788444 Thrashed: 6
Page: 788445 Thrashed: 6
Page: 788446 Thrashed: 6
Page: 788447 Thrashed: 6
Page: 788448 Thrashed: 6
Page: 788449 Thrashed: 6
Page: 788450 Thrashed: 6
Page: 788451 Thrashed: 6
Page: 788452 Thrashed: 6
Page: 788453 Thrashed: 6
Page: 788454 Thrashed: 6
Page: 788455 Thrashed: 6
Page: 788456 Thrashed: 6
Page: 788457 Thrashed: 6
Page: 788458 Thrashed: 6
Page: 788459 Thrashed: 6
Page: 788460 Thrashed: 6
Page: 788461 Thrashed: 6
Page: 788462 Thrashed: 6
Page: 788463 Thrashed: 6
Page: 788464 Thrashed: 6
Page: 788465 Thrashed: 6
Page: 788466 Thrashed: 6
Page: 788467 Thrashed: 6
Page: 788468 Thrashed: 6
Page: 788469 Thrashed: 6
Page: 788470 Thrashed: 6
Page: 788471 Thrashed: 6
Page: 788472 Thrashed: 6
Page: 788473 Thrashed: 6
Page: 788474 Thrashed: 6
Page: 788475 Thrashed: 6
Page: 788476 Thrashed: 6
Page: 788477 Thrashed: 6
Page: 788478 Thrashed: 6
Page: 788479 Thrashed: 6
Page: 788480 Thrashed: 6
Page: 788481 Thrashed: 6
Page: 788482 Thrashed: 6
Page: 788483 Thrashed: 6
Page: 788484 Thrashed: 6
Page: 788485 Thrashed: 6
Page: 788486 Thrashed: 6
Page: 788487 Thrashed: 6
Page: 788488 Thrashed: 6
Page: 788489 Thrashed: 6
Page: 788490 Thrashed: 6
Page: 788491 Thrashed: 6
Page: 788492 Thrashed: 6
Page: 788493 Thrashed: 6
Page: 788494 Thrashed: 6
Page: 788495 Thrashed: 6
Page: 788496 Thrashed: 6
Page: 788497 Thrashed: 6
Page: 788498 Thrashed: 6
Page: 788499 Thrashed: 6
Page: 788500 Thrashed: 6
Page: 788501 Thrashed: 6
Page: 788502 Thrashed: 6
Page: 788503 Thrashed: 6
Page: 788504 Thrashed: 6
Page: 788505 Thrashed: 6
Page: 788506 Thrashed: 6
Page: 788507 Thrashed: 6
Page: 788508 Thrashed: 6
Page: 788509 Thrashed: 6
Page: 788510 Thrashed: 6
Page: 788511 Thrashed: 6
Page: 788512 Thrashed: 6
Page: 788513 Thrashed: 6
Page: 788514 Thrashed: 6
Page: 788515 Thrashed: 6
Page: 788516 Thrashed: 6
Page: 788517 Thrashed: 6
Page: 788518 Thrashed: 6
Page: 788519 Thrashed: 6
Page: 788520 Thrashed: 6
Page: 788521 Thrashed: 6
Page: 788522 Thrashed: 6
Page: 788523 Thrashed: 6
Page: 788524 Thrashed: 6
Page: 788525 Thrashed: 6
Page: 788526 Thrashed: 6
Page: 788527 Thrashed: 6
Page: 788528 Thrashed: 6
Page: 788529 Thrashed: 6
Page: 788530 Thrashed: 6
Page: 788531 Thrashed: 6
Page: 788532 Thrashed: 6
Page: 788533 Thrashed: 6
Page: 788534 Thrashed: 6
Page: 788535 Thrashed: 6
Page: 788536 Thrashed: 6
Page: 788537 Thrashed: 6
Page: 788538 Thrashed: 6
Page: 788539 Thrashed: 6
Page: 788540 Thrashed: 6
Page: 788541 Thrashed: 6
Page: 788542 Thrashed: 6
Page: 788543 Thrashed: 6
Page: 788544 Thrashed: 6
Page: 788545 Thrashed: 6
Page: 788546 Thrashed: 6
Page: 788547 Thrashed: 6
Page: 788548 Thrashed: 6
Page: 788549 Thrashed: 6
Page: 788550 Thrashed: 6
Page: 788551 Thrashed: 6
Page: 788552 Thrashed: 6
Page: 788553 Thrashed: 6
Page: 788554 Thrashed: 6
Page: 788555 Thrashed: 6
Page: 788556 Thrashed: 6
Page: 788557 Thrashed: 6
Page: 788558 Thrashed: 6
Page: 788559 Thrashed: 6
Page: 788560 Thrashed: 6
Page: 788561 Thrashed: 6
Page: 788562 Thrashed: 6
Page: 788563 Thrashed: 6
Page: 788564 Thrashed: 6
Page: 788565 Thrashed: 6
Page: 788566 Thrashed: 6
Page: 788567 Thrashed: 6
Page: 788568 Thrashed: 6
Page: 788569 Thrashed: 6
Page: 788570 Thrashed: 6
Page: 788571 Thrashed: 6
Page: 788572 Thrashed: 6
Page: 788573 Thrashed: 6
Page: 788574 Thrashed: 6
Page: 788575 Thrashed: 6
Page: 788576 Thrashed: 6
Page: 788577 Thrashed: 6
Page: 788578 Thrashed: 6
Page: 788579 Thrashed: 6
Page: 788580 Thrashed: 6
Page: 788581 Thrashed: 6
Page: 788582 Thrashed: 6
Page: 788583 Thrashed: 6
Page: 788584 Thrashed: 6
Page: 788585 Thrashed: 6
Page: 788586 Thrashed: 6
Page: 788587 Thrashed: 6
Page: 788588 Thrashed: 6
Page: 788589 Thrashed: 6
Page: 788590 Thrashed: 6
Page: 788591 Thrashed: 6
Page: 788592 Thrashed: 6
Page: 788593 Thrashed: 6
Page: 788594 Thrashed: 6
Page: 788595 Thrashed: 6
Page: 788596 Thrashed: 6
Page: 788597 Thrashed: 6
Page: 788598 Thrashed: 6
Page: 788599 Thrashed: 6
Page: 788600 Thrashed: 6
Page: 788601 Thrashed: 6
Page: 788602 Thrashed: 6
Page: 788603 Thrashed: 6
Page: 788604 Thrashed: 6
Page: 788605 Thrashed: 6
Page: 788606 Thrashed: 6
Page: 788607 Thrashed: 6
Page: 788608 Thrashed: 6
Page: 788609 Thrashed: 6
Page: 788610 Thrashed: 6
Page: 788611 Thrashed: 6
Page: 788612 Thrashed: 6
Page: 788613 Thrashed: 6
Page: 788614 Thrashed: 6
Page: 788615 Thrashed: 6
Page: 788616 Thrashed: 6
Page: 788617 Thrashed: 6
Page: 788618 Thrashed: 6
Page: 788619 Thrashed: 6
Page: 788620 Thrashed: 6
Page: 788621 Thrashed: 6
Page: 788622 Thrashed: 6
Page: 788623 Thrashed: 6
Page: 788624 Thrashed: 6
Page: 788625 Thrashed: 6
Page: 788626 Thrashed: 6
Page: 788627 Thrashed: 6
Page: 788628 Thrashed: 6
Page: 788629 Thrashed: 6
Page: 788630 Thrashed: 6
Page: 788631 Thrashed: 6
Page: 788632 Thrashed: 6
Page: 788633 Thrashed: 6
Page: 788634 Thrashed: 6
Page: 788635 Thrashed: 6
Page: 788636 Thrashed: 6
Page: 788637 Thrashed: 6
Page: 788638 Thrashed: 6
Page: 788639 Thrashed: 6
Page: 788640 Thrashed: 6
Page: 788641 Thrashed: 6
Page: 788642 Thrashed: 6
Page: 788643 Thrashed: 6
Page: 788644 Thrashed: 6
Page: 788645 Thrashed: 6
Page: 788646 Thrashed: 6
Page: 788647 Thrashed: 6
Page: 788648 Thrashed: 6
Page: 788649 Thrashed: 6
Page: 788650 Thrashed: 6
Page: 788651 Thrashed: 6
Page: 788652 Thrashed: 6
Page: 788653 Thrashed: 6
Page: 788654 Thrashed: 6
Page: 788655 Thrashed: 6
Page: 788656 Thrashed: 6
Page: 788657 Thrashed: 6
Page: 788658 Thrashed: 6
Page: 788659 Thrashed: 6
Page: 788660 Thrashed: 6
Page: 788661 Thrashed: 6
Page: 788662 Thrashed: 6
Page: 788663 Thrashed: 6
Page: 788664 Thrashed: 6
Page: 788665 Thrashed: 6
Page: 788666 Thrashed: 6
Page: 788667 Thrashed: 6
Page: 788668 Thrashed: 6
Page: 788669 Thrashed: 6
Page: 788670 Thrashed: 6
Page: 788671 Thrashed: 6
Page_tot_thrash: 9152
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.699232
[0-25]: 0.007077, [26-50]: 0.029177, [51-75]: 0.963746, [76-100]: 0.000000
Pcie_write_utilization: 0.722798
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2292020 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(509.255219)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2514170----T:  2517730 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.403781)
F:  2517730----T:  2520265 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2520266----T:  2522801 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2744952----T:  3300319 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(374.994598)
F:  2746910----T:  2753322 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2747106----T:  2755808 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2753322----T:  2757134 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2755808----T:  2764510 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2757134----T:  2765836 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2764510----T:  2773212 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2765836----T:  2789508 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2773212----T:  2781914 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2781914----T:  2790616 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2789508----T:  2820701 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  2790616----T:  2799318 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2799318----T:  2808020 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2808020----T:  2839213 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  2820701----T:  2836864 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2836864----T:  2860536 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  2839213----T:  2847915 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  2847915----T:  2909222 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  2860536----T:  2869238 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2869238----T:  2938075 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  2909222----T:  3015718 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: write_back(71.908173)
F:  3016896----T:  3025598 	 St: c0590000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3017633----T:  3026335 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3025598----T:  3031559 	 St: c0600000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  3026335----T:  3035037 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3031559----T:  3035778 	 St: c060a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3035037----T:  3043739 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3035778----T:  3041293 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3041293----T:  3045934 	 St: c06c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3043739----T:  3052441 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3045934----T:  3049746 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3049746----T:  3056158 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3052441----T:  3061143 	 St: c04b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3056158----T:  3059244 	 St: c0730000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3059244----T:  3066566 	 St: c0733000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3061143----T:  3069845 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3066566----T:  3072978 	 St: c06e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3069845----T:  3078547 	 St: c0470000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3072978----T:  3106523 	 St: c06eb000 Sz: 282624 	 Sm: 0 	 T: memcpy_h2d(22.650236)
F:  3078547----T:  3087249 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3087249----T:  3095951 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3095951----T:  3104653 	 St: c0380000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3104653----T:  3113355 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3106523----T:  3126438 	 St: c0740000 Sz: 163840 	 Sm: 0 	 T: memcpy_h2d(13.446996)
F:  3113355----T:  3122057 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3122057----T:  3138220 	 St: c02f0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3126438----T:  3168921 	 St: c0768000 Sz: 360448 	 Sm: 0 	 T: memcpy_h2d(28.685349)
F:  3138220----T:  3184467 	 St: c0320000 Sz: 393216 	 Sm: 0 	 T: write_back(31.226873)
F:  3168921----T:  3171721 	 St: c07c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3171721----T:  3292339 	 St: c07c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  3184467----T:  3200630 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  3200630----T:  3209332 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3209332----T:  3255579 	 St: c0410000 Sz: 393216 	 Sm: 0 	 T: write_back(31.226873)
F:  3255579----T:  3279251 	 St: c0480000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  3522469----T:  3526500 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.721810)
F:  3526500----T:  3529035 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3529036----T:  3531571 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3753722----T:  4489258 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(496.648224)
F:  3754806----T:  3763508 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3755045----T:  3763747 	 St: c0620000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3763508----T:  3767320 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3763747----T:  3772449 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3767320----T:  3771132 	 St: c02e5000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3771132----T:  3775351 	 St: c02ea000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3772449----T:  3781151 	 St: c0520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3775351----T:  3783131 	 St: c0300000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3781151----T:  3789853 	 St: c0580000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3783131----T:  3785931 	 St: c030e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3785931----T:  3794633 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3789853----T:  3798555 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3794633----T:  3801498 	 St: c02f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3798555----T:  3807257 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3801498----T:  3804928 	 St: c02fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3804928----T:  3828600 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3807257----T:  3815959 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  3815959----T:  3847152 	 St: c04e0000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3828600----T:  3847577 	 St: c0340000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  3847152----T:  3878345 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  3847577----T:  3891001 	 St: c0366000 Sz: 368640 	 Sm: 0 	 T: memcpy_h2d(29.320728)
F:  3878345----T:  3902017 	 St: c0590000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  3891001----T:  3894087 	 St: c03c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3894087----T:  4014235 	 St: c03c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  3902017----T:  3940736 	 St: c05d0000 Sz: 327680 	 Sm: 0 	 T: write_back(26.143822)
F:  3940736----T:  4009573 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: write_back(46.480080)
F:  4015243----T:  4022565 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4022565----T:  4025651 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4025651----T:  4028256 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4028256----T:  4036496 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4036496----T:  4041137 	 St: c04e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4041137----T:  4054025 	 St: c04e7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  4054025----T:  4063189 	 St: c0500000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  4063189----T:  4086392 	 St: c0511000 Sz: 192512 	 Sm: 0 	 T: memcpy_h2d(15.667117)
F:  4086392----T:  4089822 	 St: c0540000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4089822----T:  4149246 	 St: c0544000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  4150298----T:  4171622 	 St: c05c0000 Sz: 176128 	 Sm: 0 	 T: memcpy_h2d(14.398379)
F:  4150298----T:  4159000 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4159000----T:  4167702 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4167702----T:  4176404 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4176404----T:  4215123 	 St: c06e0000 Sz: 327680 	 Sm: 0 	 T: write_back(26.143822)
F:  4215123----T:  4316440 	 St: c05eb000 Sz: 872448 	 Sm: 0 	 T: memcpy_h2d(68.411209)
F:  4215123----T:  4276430 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  4316440----T:  4319870 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4319870----T:  4326735 	 St: c06c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4327631----T:  4332272 	 St: c06f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4327631----T:  4336333 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4332272----T:  4337787 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4336333----T:  4345035 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4337787----T:  4344199 	 St: c0710000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4344199----T:  4348011 	 St: c071b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4345035----T:  4353737 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4348011----T:  4353526 	 St: c0700000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4353526----T:  4358167 	 St: c0709000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4353737----T:  4362439 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4358167----T:  4360967 	 St: c0730000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4360967----T:  4368747 	 St: c0732000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4362439----T:  4371141 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4368747----T:  4375612 	 St: c0720000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4371141----T:  4394813 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  4375612----T:  4379042 	 St: c072c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4379042----T:  4385454 	 St: c06e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4385454----T:  4389266 	 St: c06eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4389266----T:  4393078 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4393078----T:  4399490 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4394813----T:  4456120 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  4399490----T:  4405005 	 St: c0770000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4405005----T:  4409646 	 St: c0779000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4409646----T:  4418348 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  4418348----T:  4421778 	 St: c0750000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4421778----T:  4428643 	 St: c0754000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4428643----T:  4433284 	 St: c07a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  4433284----T:  4438799 	 St: c07a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4438799----T:  4444760 	 St: c0760000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4444760----T:  4448979 	 St: c076a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4448979----T:  4454940 	 St: c0780000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4454940----T:  4459159 	 St: c078a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4459159----T:  4463378 	 St: c07b0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4463378----T:  4469339 	 St: c07b6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4469339----T:  4472139 	 St: c0790000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4472139----T:  4479919 	 St: c0792000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  4711408----T:  4719231 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.282242)
F:  4719231----T:  4721766 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4721767----T:  4724302 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4946453----T:  6098504 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(777.887268)
F:  4947427----T:  4956129 	 St: c0440000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4956129----T:  4980271 	 St: c02c0000 Sz: 200704 	 Sm: 0 	 T: memcpy_h2d(16.301147)
F:  4956129----T:  4964831 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4964831----T:  4973533 	 St: c0420000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  4973533----T:  5027309 	 St: c0450000 Sz: 458752 	 Sm: 0 	 T: write_back(36.310600)
F:  5027309----T:  5036011 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5036011----T:  5044713 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5044713----T:  5060876 	 St: c04e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5060877----T:  5159370 	 St: c02f1000 Sz: 847872 	 Sm: 0 	 T: memcpy_h2d(66.504387)
F:  5060877----T:  5092070 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  5160214----T:  5163300 	 St: c0420000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5160214----T:  5221521 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5163300----T:  5238257 	 St: c0423000 Sz: 643072 	 Sm: 0 	 T: memcpy_h2d(50.612423)
F:  5239128----T:  5249684 	 St: c04c0000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  5239128----T:  5247830 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5247830----T:  5256532 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5256532----T:  5272695 	 St: c05e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5272695----T:  5303888 	 St: c0600000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  5303888----T:  5416033 	 St: c04d4000 Sz: 966656 	 Sm: 0 	 T: memcpy_h2d(75.722488)
F:  5303888----T:  5365195 	 St: c0640000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  5416977----T:  5421196 	 St: c05c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5416977----T:  5425679 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5425679----T:  5434381 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5434381----T:  5443083 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5443083----T:  5451785 	 St: c07e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5451785----T:  5460487 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5460487----T:  5469189 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5469189----T:  5477891 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5477891----T:  5494054 	 St: c0820000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5494054----T:  5502756 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5502756----T:  5511458 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5511458----T:  5520160 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5520160----T:  5536323 	 St: c06d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5536323----T:  5655058 	 St: c05c6000 Sz: 1024000 	 Sm: 0 	 T: memcpy_h2d(80.172180)
F:  5536323----T:  5552486 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5656108----T:  5660749 	 St: c06c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5656108----T:  5664810 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5664810----T:  5673512 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5673512----T:  5689675 	 St: c0750000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5689675----T:  5747687 	 St: c06c7000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  5689675----T:  5720868 	 St: c0780000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  5720868----T:  5729570 	 St: c0880000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5729570----T:  5738272 	 St: c0850000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5738272----T:  5746974 	 St: c0890000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5746974----T:  5755676 	 St: c0860000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5755676----T:  5764378 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5764378----T:  5773080 	 St: c0870000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5773080----T:  5834387 	 St: c07c0000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  5773080----T:  5789243 	 St: c08a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5835422----T:  5853461 	 St: c0740000 Sz: 147456 	 Sm: 0 	 T: memcpy_h2d(12.180284)
F:  5835422----T:  5844124 	 St: c03d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5844124----T:  5852826 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5852826----T:  5861528 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5861528----T:  5877691 	 St: c03e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5877691----T:  5922056 	 St: c0764000 Sz: 376832 	 Sm: 0 	 T: memcpy_h2d(29.956110)
F:  5877691----T:  5901363 	 St: c0410000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  5901363----T:  5910065 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5910065----T:  5918767 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5918767----T:  5934930 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  5934930----T:  5943632 	 St: c03a0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  5943632----T:  6004939 	 St: c0840000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  5943632----T:  6020001 	 St: c0300000 Sz: 655360 	 Sm: 0 	 T: write_back(51.565834)
F:  6020001----T:  6028703 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6028703----T:  6090010 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  6320654----T:  6335388 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.948684)
F:  6335388----T:  6337923 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6337924----T:  6340459 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6562610----T:  7631125 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(721.482117)
F:  6563627----T:  6567057 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6563995----T:  6572697 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6567057----T:  6573922 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6572697----T:  6581399 	 St: c0540000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6573922----T:  6577008 	 St: c02e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6577008----T:  6584330 	 St: c02e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6581399----T:  6590101 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6584330----T:  6588549 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6588549----T:  6594510 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6590101----T:  6598803 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6594510----T:  6605532 	 St: c02c0000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F:  6598803----T:  6607505 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6605532----T:  6611944 	 St: c02d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6607505----T:  6616207 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6611944----T:  6635616 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6616207----T:  6624909 	 St: c0550000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6624909----T:  6633611 	 St: c0570000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6633611----T:  6642313 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6635616----T:  6648971 	 St: c0340000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  6642313----T:  6651015 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6648971----T:  6698041 	 St: c035a000 Sz: 417792 	 Sm: 0 	 T: memcpy_h2d(33.133018)
F:  6651015----T:  6667178 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  6667178----T:  6698371 	 St: c0580000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  6698041----T:  6708133 	 St: c03c0000 Sz: 77824 	 Sm: 0 	 T: memcpy_h2d(6.814315)
F:  6708133----T:  6820748 	 St: c03d3000 Sz: 970752 	 Sm: 0 	 T: memcpy_h2d(76.039841)
F:  6822192----T:  6825278 	 St: c04c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6822192----T:  6830894 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6830894----T:  6839596 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6839596----T:  6848298 	 St: c0690000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6848298----T:  6857000 	 St: c0650000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6857000----T:  6865702 	 St: c0630000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6865702----T:  6904421 	 St: c05e0000 Sz: 327680 	 Sm: 0 	 T: write_back(26.143822)
F:  6904421----T:  6913123 	 St: c0640000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  6913123----T:  6936795 	 St: c0660000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  6936795----T:  7056943 	 St: c04c3000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F:  6936795----T:  6952958 	 St: c06a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7058620----T:  7061420 	 St: c05c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7058620----T:  7067322 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7067322----T:  7076024 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7076024----T:  7084726 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7084726----T:  7100889 	 St: c06c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7100889----T:  7124561 	 St: c0710000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  7124561----T:  7133263 	 St: c0830000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7133263----T:  7141965 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7141965----T:  7150667 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7150667----T:  7174339 	 St: c07d0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  7174339----T:  7294957 	 St: c05c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  7174339----T:  7190502 	 St: c0810000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7296550----T:  7310840 	 St: c06c0000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  7296550----T:  7305252 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7305252----T:  7313954 	 St: c0740000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7313954----T:  7322656 	 St: c0780000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7322656----T:  7331358 	 St: c07b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7331358----T:  7347521 	 St: c0760000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7347521----T:  7395650 	 St: c06dc000 Sz: 409600 	 Sm: 0 	 T: memcpy_h2d(32.497635)
F:  7347521----T:  7363684 	 St: c0790000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7363684----T:  7372386 	 St: c0850000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7372386----T:  7381088 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7381088----T:  7397251 	 St: c0860000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7397251----T:  7458558 	 St: c07c0000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  7397251----T:  7428444 	 St: c0880000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7459740----T:  7468442 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7468442----T:  7477144 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  7477144----T:  7493307 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  7493307----T:  7541436 	 St: c0740000 Sz: 409600 	 Sm: 0 	 T: memcpy_h2d(32.497635)
F:  7493307----T:  7524500 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  7524500----T:  7585807 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  7541436----T:  7555726 	 St: c07a4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  7555726----T:  7617033 	 St: c0840000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  7853275----T:  7868486 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.270763)
F:  7868486----T:  7871021 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  7871022----T:  7873557 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8095708----T:  9262169 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(787.617126)
F:  8097214----T:  8099819 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8097214----T:  8105916 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8105916----T:  8167223 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  8167223----T:  8175925 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8175925----T:  8184627 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8184627----T:  8193329 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8193329----T:  8202031 	 St: c0510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8202031----T:  8323120 	 St: c02c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  8202031----T:  8218194 	 St: c04d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8218194----T:  8234357 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8323120----T:  8329532 	 St: c03c0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8329532----T:  8333344 	 St: c03cb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8352159----T:  8360861 	 St: c0440000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8352165----T:  8413472 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  8360861----T:  8363466 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8363466----T:  8371706 	 St: c0451000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8414738----T:  8417538 	 St: c0460000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8415004----T:  8423706 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8417538----T:  8425318 	 St: c0462000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8423706----T:  8432408 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8425318----T:  8431730 	 St: c0480000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  8431730----T:  8435542 	 St: c048b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  8432408----T:  8441110 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8435542----T:  8440616 	 St: c0470000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8440616----T:  8445690 	 St: c0478000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  8441110----T:  8457273 	 St: c05d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8445690----T:  8452555 	 St: c0490000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8452555----T:  8455985 	 St: c049c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8455985----T:  8482947 	 St: c04c0000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  8457273----T:  8480945 	 St: c0610000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  8480945----T:  8542252 	 St: c0640000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  8482947----T:  8578615 	 St: c04f7000 Sz: 823296 	 Sm: 0 	 T: memcpy_h2d(64.596893)
F:  8578615----T:  8581415 	 St: c04a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8581415----T:  8589195 	 St: c04a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8589195----T:  8592625 	 St: c04b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8592625----T:  8599490 	 St: c04b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8601524----T:  8623787 	 St: c05c0000 Sz: 184320 	 Sm: 0 	 T: memcpy_h2d(15.032411)
F:  8601524----T:  8610226 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8610226----T:  8618928 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8618928----T:  8635091 	 St: c06d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8635091----T:  8666284 	 St: c0700000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  8666284----T:  8674986 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8674986----T:  8683688 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8683688----T:  8692390 	 St: c0820000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8692390----T:  8701092 	 St: c07e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8701092----T:  8717255 	 St: c07c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8717255----T:  8817631 	 St: c05ed000 Sz: 864256 	 Sm: 0 	 T: memcpy_h2d(67.775826)
F:  8717255----T:  8725957 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8725957----T:  8734659 	 St: c0830000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8819876----T:  8822481 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8819876----T:  8828578 	 St: c0760000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8828578----T:  8837280 	 St: c0790000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8837280----T:  8845982 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8845982----T:  8862145 	 St: c0740000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8862145----T:  8870847 	 St: c0780000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8870847----T:  8931683 	 St: c06c1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  8870847----T:  8887010 	 St: c07a0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8887010----T:  8895712 	 St: c0880000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8895712----T:  8904414 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8904414----T:  8913116 	 St: c0870000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  8913116----T:  8929279 	 St: c0850000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F:  8929279----T:  8952951 	 St: c0890000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F:  8931683----T:  8992990 	 St: c07c0000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  8994539----T:  9003241 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9003241----T:  9011943 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9011943----T:  9020645 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9020645----T:  9029347 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9029347----T:  9038049 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9038049----T:  9046751 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9046751----T:  9107587 	 St: c0740000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  9046751----T:  9055453 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9055453----T:  9086646 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  9086646----T:  9163015 	 St: c0340000 Sz: 655360 	 Sm: 0 	 T: write_back(51.565834)
F:  9107587----T:  9110192 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9110192----T:  9171499 	 St: c0840000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  9163015----T:  9246915 	 St: c0410000 Sz: 720896 	 Sm: 0 	 T: write_back(56.650913)
F:  9484319----T:  9499484 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.239703)
F:  9499484----T:  9502019 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9502020----T:  9504555 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9726706----T: 10660650 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(630.617126)
F:  9728036----T:  9733997 	 St: c02c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9728755----T:  9737457 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9733997----T:  9738216 	 St: c02ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9737457----T:  9746159 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9738216----T:  9741646 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9741646----T:  9748511 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9746159----T:  9754861 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9748511----T:  9753152 	 St: c0300000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9753152----T:  9758667 	 St: c0307000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  9754861----T:  9763563 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9758667----T:  9762886 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9762886----T:  9776241 	 St: c02d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  9763563----T:  9794756 	 St: c0500000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F:  9776241----T:  9799913 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  9794756----T:  9856063 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F:  9799913----T:  9807693 	 St: c0340000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9807693----T:  9862411 	 St: c034e000 Sz: 466944 	 Sm: 0 	 T: memcpy_h2d(36.946659)
F:  9862411----T:  9891723 	 St: c03c0000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:  9891723----T:  9985038 	 St: c03fc000 Sz: 802816 	 Sm: 0 	 T: memcpy_h2d(63.008102)
F:  9986573----T:  9995275 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  9995275----T: 10003977 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10003977----T: 10043166 	 St: c04c0000 Sz: 331776 	 Sm: 0 	 T: memcpy_h2d(26.461174)
F: 10003977----T: 10020140 	 St: c05e0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10020140----T: 10051333 	 St: c0600000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10051333----T: 10134762 	 St: c0511000 Sz: 716800 	 Sm: 0 	 T: memcpy_h2d(56.332882)
F: 10051333----T: 10112640 	 St: c0640000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 10136572----T: 10145274 	 St: c0700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10145274----T: 10153976 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10153976----T: 10188461 	 St: c05c0000 Sz: 290816 	 Sm: 0 	 T: memcpy_h2d(23.284943)
F: 10153976----T: 10162678 	 St: c06e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10162678----T: 10178841 	 St: c06c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10178841----T: 10202513 	 St: c0710000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F: 10202513----T: 10211215 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10211215----T: 10219917 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10219917----T: 10228619 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10228619----T: 10237321 	 St: c0820000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10237321----T: 10246023 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10246023----T: 10254725 	 St: c07e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10254725----T: 10342862 	 St: c0607000 Sz: 757760 	 Sm: 0 	 T: memcpy_h2d(59.511818)
F: 10254725----T: 10263427 	 St: c0810000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10263427----T: 10272129 	 St: c0830000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10345902----T: 10365817 	 St: c06c0000 Sz: 163840 	 Sm: 0 	 T: memcpy_h2d(13.446996)
F: 10345902----T: 10354604 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10354604----T: 10363306 	 St: c0780000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10363306----T: 10372008 	 St: c0760000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10372008----T: 10395680 	 St: c0790000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F: 10395680----T: 10438163 	 St: c06e8000 Sz: 360448 	 Sm: 0 	 T: memcpy_h2d(28.685349)
F: 10395680----T: 10404382 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10404382----T: 10413084 	 St: c0860000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10413084----T: 10421786 	 St: c0850000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10421786----T: 10430488 	 St: c0870000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10430488----T: 10461681 	 St: c0880000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10461682----T: 10522989 	 St: c07c0000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F: 10461682----T: 10470384 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10524449----T: 10533151 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 10533151----T: 10561993 	 St: c0760000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F: 10533151----T: 10549314 	 St: c02d0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 10549314----T: 10580507 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 10561993----T: 10580501 	 St: c079b000 Sz: 151552 	 Sm: 0 	 T: memcpy_h2d(12.496962)
F: 10580507----T: 10641814 	 St: c0840000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F: 10580507----T: 10641814 	 St: c0340000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 10882800----T: 10893066 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(6.931803)
F: 10893066----T: 10895601 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 10895602----T: 10898137 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11120288----T: 12173968 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(711.465210)
F: 11121270----T: 11136965 	 St: c02c0000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 11121270----T: 11129972 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11129972----T: 11191279 	 St: c0440000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 11191279----T: 11199981 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11199981----T: 11208683 	 St: c0500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11208683----T: 11217385 	 St: c04d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11217385----T: 11226087 	 St: c04c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11226087----T: 11234789 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11234789----T: 11341755 	 St: c02df000 Sz: 921600 	 Sm: 0 	 T: memcpy_h2d(72.225525)
F: 11234789----T: 11258461 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F: 11341755----T: 11344360 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11344360----T: 11352600 	 St: c03c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11353669----T: 11361449 	 St: c0440000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11353693----T: 11415000 	 St: c0540000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 11361449----T: 11364249 	 St: c044e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11364249----T: 11366854 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11366854----T: 11375094 	 St: c0451000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11375094----T: 11377699 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11377699----T: 11385939 	 St: c0461000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11385939----T: 11391013 	 St: c0470000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11391013----T: 11396087 	 St: c0478000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 11396087----T: 11399517 	 St: c04b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11399517----T: 11406382 	 St: c04b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 11406382----T: 11409812 	 St: c04a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 11409812----T: 11416677 	 St: c04a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 11415000----T: 11423702 	 St: c05e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11416677----T: 11422192 	 St: c0490000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11422192----T: 11426833 	 St: c0499000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11423702----T: 11432404 	 St: c05d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11426833----T: 11434155 	 St: c0480000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11432404----T: 11441106 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11434155----T: 11437241 	 St: c048d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11437241----T: 11463733 	 St: c04c0000 Sz: 221184 	 Sm: 0 	 T: memcpy_h2d(17.887913)
F: 11441106----T: 11449808 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11449808----T: 11458510 	 St: c0640000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11458510----T: 11489703 	 St: c0600000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 11489703----T: 11585842 	 St: c04f6000 Sz: 827392 	 Sm: 0 	 T: memcpy_h2d(64.914925)
F: 11489703----T: 11543479 	 St: c0650000 Sz: 458752 	 Sm: 0 	 T: write_back(36.310600)
F: 11586889----T: 11607274 	 St: c05c0000 Sz: 167936 	 Sm: 0 	 T: memcpy_h2d(13.764348)
F: 11586889----T: 11595591 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11595591----T: 11604293 	 St: c06c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11604293----T: 11612995 	 St: c0720000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11612995----T: 11621697 	 St: c0710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11621697----T: 11645369 	 St: c06e0000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F: 11645369----T: 11654071 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11654071----T: 11756330 	 St: c05e9000 Sz: 880640 	 Sm: 0 	 T: memcpy_h2d(69.047264)
F: 11654071----T: 11715378 	 St: c0740000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 11757363----T: 11762878 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11757363----T: 11766065 	 St: c07e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11766065----T: 11774767 	 St: c07d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11774767----T: 11783469 	 St: c07c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11783469----T: 11792171 	 St: c07f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11792171----T: 11823364 	 St: c0800000 Sz: 262144 	 Sm: 0 	 T: write_back(21.062120)
F: 11823364----T: 11940687 	 St: c06c9000 Sz: 1011712 	 Sm: 0 	 T: memcpy_h2d(79.218773)
F: 11823364----T: 11884671 	 St: c0840000 Sz: 524288 	 Sm: 0 	 T: write_back(41.395679)
F: 11941734----T: 11955089 	 St: c07c0000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F: 11941734----T: 11950436 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11950436----T: 11959138 	 St: c03e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11959138----T: 11967840 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 11967840----T: 11984003 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: write_back(10.913572)
F: 11984003----T: 12007675 	 St: c0410000 Sz: 196608 	 Sm: 0 	 T: write_back(15.983795)
F: 12007675----T: 12016377 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12016377----T: 12025079 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12025079----T: 12033781 	 St: c0320000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12033781----T: 12042483 	 St: c03b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12042483----T: 12051185 	 St: c0350000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12051185----T: 12059887 	 St: c0370000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12059888----T: 12169208 	 St: c07da000 Sz: 942080 	 Sm: 0 	 T: memcpy_h2d(73.814987)
F: 12059888----T: 12068590 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F: 12396118----T: 12399388 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.207968)
F: 12399388----T: 12401923 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12401924----T: 12404459 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 12626610----T: 12631716 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(3.447670)
F: 12853866----T: 12857049 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.149224)
F: 12857049----T: 12859584 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12859585----T: 12862190 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12859585----T: 12867825 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12870430----T: 12873035 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12870430----T: 12878670 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 12881275----T: 12883880 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12881275----T: 12896970 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 12899575----T: 12902180 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12899575----T: 12930298 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 12932903----T: 12935508 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12932903----T: 12993739 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 12996344----T: 12998949 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 12996344----T: 13087305 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 7916493(cycle), 5345.370117(us)
Tot_kernel_exec_time_and_fault_time: 17446728(cycle), 11780.370117(us)
Tot_memcpy_h2d_time: 5917086(cycle), 3995.331543(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 5944971(cycle), 4014.159912(us)
Tot_devicesync_time: 230325(cycle), 155.519913(us)
Tot_writeback_time: 4734303(cycle), 3196.693359(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 4992513(cycle), 3371.041748(us)
GPGPU-Sim: *** exit detected ***
