Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Sun Nov  6 02:01:31 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.9-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet gnd
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file ../eth_tx.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_leffile ../../../../lib/tsmc018/lib/osu018_stdcells.lef
<CMD_INTERNAL> setUIVar rda_Input ui_netlist ../eth_tx.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max ../../../../lib/tsmc018/lib/osu018_stdcells.tlf
<CMD_INTERNAL> setUIVar rda_Input ui_topcell eth_tx
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet vdd
<CMD> commitConfig

Loading Lef file ../../../../lib/tsmc018/lib/osu018_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 800.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Sun Nov  6 02:03:21 2016
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN6 GENERATE
viaInitial ends at Sun Nov  6 02:03:21 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../eth_tx.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 265.848M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.5, real=0:00:01.0, mem=265.8M) ***
Set top cell to eth_tx.
Reading max timing library '../../../../lib/tsmc018/lib/osu018_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 32 cells in library 'osu018_stdcells' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.00min, mem=0.2M, fe_cpu=0.34min, fe_mem=266.0M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell eth_tx ...
*** Netlist is unique.
** info: there are 39 modules.
** info: there are 23032 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 276.309M, initial mem = 50.625M) ***
*info - Done with setDoAssign with 220 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '../eth_tx.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../eth_tx.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=281.6M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> fit
<CMD> setDrawView fplan
<CMD> selectObject Module axi_master
<CMD> deselectAll
<CMD> selectObject Module dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_crc/crcpkt2
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.999748264825 0.699986 20.0 20.0 20.0 20.0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 0.5 -width_left 9 -width_bottom 9 -width_top 9 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 9 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

The power planner created 8 wires.
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 1.0 -padcore_ring_bottom_layer_limit metal1 -number_of_sets 15 -stacked_via_top_layer metal6 -padcore_ring_top_layer_limit metal3 -spacing 0.5 -merge_stripes_value 0.8 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 5 -nets {gnd vdd } -stacked_via_bottom_layer metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-354):	The power planner did not generate Vertical stripe at 22.50 either because the stripe merged with rings, 
	or because stripe could not be connected to any legal targets.
**WARN: (ENCPP-354):	The power planner did not generate Vertical stripe at 1407.70 either because the stripe merged with rings, 
	or because stripe could not be connected to any legal targets.
Stripe generation is complete; vias are now being generated.
The power planner created 28 wires.
<CMD> getMultiCpuUsage -localCpu
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 302.3M, InitMEM = 302.3M)
Number of Loop : 0
Start delay calculation (mem=302.336M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:00.0 mem=308.133M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 308.1M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 472 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.1) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=308.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=308.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=308.4M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=22560 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=23159 #term=74468 #term/net=3.22, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 22560 single + 0 double + 0 multi
Total standard cell length = 133.9944 (mm), area = 1.3399 (mm^2)
Average module density = 0.789.
Density for the design = 0.789.
       = stdcell_area 167493 (1339944 um^2) / alloc_area 212253 (1698024 um^2).
Pin Density = 0.445.
            = total # of pins 74468 / total Instance area 167493.
Iteration  1: Total net bbox = 1.613e-07 (1.05e-07 5.66e-08)
              Est.  stn bbox = 1.613e-07 (1.05e-07 5.66e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 317.7M
Iteration  2: Total net bbox = 1.613e-07 (1.05e-07 5.66e-08)
              Est.  stn bbox = 1.613e-07 (1.05e-07 5.66e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 317.7M
Iteration  3: Total net bbox = 3.656e+03 (1.91e+03 1.75e+03)
              Est.  stn bbox = 3.656e+03 (1.91e+03 1.75e+03)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 317.7M
Iteration  4: Total net bbox = 3.756e+05 (1.88e+05 1.87e+05)
              Est.  stn bbox = 3.756e+05 (1.88e+05 1.87e+05)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 317.7M
Iteration  5: Total net bbox = 1.000e+06 (5.02e+05 4.98e+05)
              Est.  stn bbox = 1.000e+06 (5.02e+05 4.98e+05)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 317.7M
Iteration  6: Total net bbox = 1.008e+06 (4.65e+05 5.43e+05)
              Est.  stn bbox = 1.008e+06 (4.65e+05 5.43e+05)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 318.5M
Iteration  7: Total net bbox = 1.303e+06 (6.20e+05 6.83e+05)
              Est.  stn bbox = 1.498e+06 (7.02e+05 7.96e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 315.9M
Iteration  8: Total net bbox = 1.303e+06 (6.20e+05 6.83e+05)
              Est.  stn bbox = 1.498e+06 (7.02e+05 7.95e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 314.0M
Iteration  9: Total net bbox = 1.329e+06 (6.28e+05 7.01e+05)
              Est.  stn bbox = 1.538e+06 (7.17e+05 8.21e+05)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 317.9M
Iteration 10: Total net bbox = 1.331e+06 (6.30e+05 7.01e+05)
              Est.  stn bbox = 1.541e+06 (7.19e+05 8.22e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 314.4M
Iteration 11: Total net bbox = 1.325e+06 (6.25e+05 7.00e+05)
              Est.  stn bbox = 1.541e+06 (7.18e+05 8.24e+05)
              cpu = 0:00:06.0 real = 0:00:06.0 mem = 317.0M
Iteration 12: Total net bbox = 1.341e+06 (6.33e+05 7.08e+05)
              Est.  stn bbox = 1.560e+06 (7.27e+05 8.33e+05)
              cpu = 0:00:03.1 real = 0:00:04.0 mem = 315.1M
Iteration 13: Total net bbox = 1.382e+06 (6.49e+05 7.33e+05)
              Est.  stn bbox = 1.593e+06 (7.41e+05 8.52e+05)
              cpu = 0:00:07.8 real = 0:00:07.0 mem = 318.4M
Iteration 14: Total net bbox = 1.440e+06 (6.96e+05 7.43e+05)
              Est.  stn bbox = 1.653e+06 (7.90e+05 8.62e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 318.4M
*** cost = 1.440e+06 (6.96e+05 7.43e+05) (cpu for global=0:00:39.1) real=0:00:39.0***
Core Placement runtime cpu: 0:00:29.4 real: 0:00:28.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:02.6, Real Time = 0:00:03.0
move report: preRPlace moves 15773 insts, mean move: 4.21 um, max move: 44.80 um
	max move on inst (U2520): (1001.60, 30.00) --> (1026.40, 50.00)
Placement tweakage begins.
wire length = 1.470e+06 = 7.150e+05 H + 7.549e+05 V
wire length = 1.378e+06 = 6.420e+05 H + 7.364e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 11295 insts, mean move: 11.66 um, max move: 69.20 um
	max move on inst (tx_crc/crcpkt0/U152): (190.40, 240.00) --> (249.60, 230.00)
move report: rPlace moves 524 insts, mean move: 11.90 um, max move: 59.60 um
	max move on inst (axi_master/U196): (971.20, 60.00) --> (1020.80, 70.00)
move report: overall moves 18504 insts, mean move: 8.85 um, max move: 74.40 um
	max move on inst (U3152): (1000.80, 50.00) --> (1055.20, 70.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        74.40 um
  inst (U3152) with max move: (1000.8, 50) -> (1055.2, 70)
  mean    (X+Y) =         8.85 um
Total instances flipped for WireLenOpt: 480
Total instances flipped, including legalization: 2806
Total instances moved : 18504
*** cpu=0:00:03.2   mem=324.1M  mem(used)=5.7M***
Total net length = 1.387e+06 (6.451e+05 7.419e+05) (ext = 2.107e+05)
*** End of Placement (cpu=0:00:43.1, real=0:00:43.0, mem=324.1M) ***
default core: bins with density >  0.75 = 63.3 % ( 124 / 196 )
*** Free Virtual Timing Model ...(mem=321.1M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:44, real = 0: 0:45, mem = 321.1M **
<CMD> setDrawView ameba
<CMD> deselectAll
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal6 -crossoverViaTopLayer metal6 -targetViaBottomLayer metal1 -nets { gnd vdd }
*** Begin SPECIAL ROUTE on Sun Nov  6 02:08:24 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.86Ghz)

Begin option processing ...
(from .sroute_3744.conf) srouteConnectPowerBump set to false
(from .sroute_3744.conf) routeSelectNet set to "gnd vdd"
(from .sroute_3744.conf) routeSpecial set to true
(from .sroute_3744.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_3744.conf) srouteFollowCorePinEnd set to 3
(from .sroute_3744.conf) srouteFollowPadPin set to true
(from .sroute_3744.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_3744.conf) sroutePadPinAllPorts set to true
(from .sroute_3744.conf) sroutePreserveExistingRoutes set to true
(from .sroute_3744.conf) srouteTopLayerLimit set to 6
(from .sroute_3744.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 520.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 6 routing layers, 0 overlap layer
Read in 33 macros, 24 used
Read in 22560 components
  22560 core components: 0 unplaced, 22560 placed, 0 fixed
Read in 1208 physical pins
  1208 physical pins: 0 unplaced, 1208 placed, 0 fixed
Read in 56 logical pins
Read in 1192 nets
Read in 2 special nets, 2 routed
Read in 1208 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 280
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 140
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 524.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1208 io pins ...
 Updating DB with 9 via definition ...

sroute post-processing starts at Sun Nov  6 02:08:24 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Sun Nov  6 02:08:24 2016

sroute post-processing starts at Sun Nov  6 02:08:24 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Sun Nov  6 02:08:24 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.02 megs
sroute: Total Peak Memory used = 321.10 megs
<CMD> setNanoRouteMode -routeAllowPowerGroundPin true
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=329.1M) ***
*** End createClockTreeSpec (cpu=0:00:00.4, real=0:00:01.0, mem=329.1M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=329.1M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (3566) instances, and (0) nets in Clock clks.clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=329.1M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock clks.clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 329.109M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=329.1M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 329.109M)

Start to trace clock trees ...
*** Begin Tracer (mem=329.1M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=329.5M) ***
***** Allocate Obstruction Memory  Finished (MEM: 329.469M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          48(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          48(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          35.750000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 120(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF1) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 3566
Nr.          Rising  Sync Pins  : 3566
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (3566-leaf) (mem=329.5M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Phase 1 (2) Starts......
Phase 2 Starts......
Total 3 topdown clustering. 
Trig. Edge Skew=92[1169,1261*] N3566 B262 G1 A262(262.0) L[6,6] score=156340 cpu=0:00:08.0 mem=337M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:08.2, real=0:00:09.0, mem=336.8M)
Memory increase =7M



**** CK_START: Update Database (mem=336.8M)
262 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=337.6M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.7, Real Time = 0:00:01.0
move report: preRPlace moves 5175 insts, mean move: 2.77 um, max move: 78.80 um
	max move on inst (tx_crc/crcpkt0/U3428): (379.20, 500.00) --> (310.40, 490.00)
move report: rPlace moves 7 insts, mean move: 3.77 um, max move: 11.60 um
	max move on inst (axi_master/U2767): (1017.60, 790.00) --> (1019.20, 780.00)
move report: overall moves 5171 insts, mean move: 2.77 um, max move: 78.80 um
	max move on inst (tx_crc/crcpkt0/U3428): (379.20, 500.00) --> (310.40, 490.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        78.80 um
  inst (tx_crc/crcpkt0/U3428) with max move: (379.2, 500) -> (310.4, 490)
  mean    (X+Y) =         2.77 um
Total instances moved : 5171
*** cpu=0:00:01.7   mem=334.8M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.8  MEM: 334.773M)

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 262
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_crc/crcpkt1/crcin32_d_reg[13]/CLK 1263.2(ps)
Min trig. edge delay at sink(R): QOS_selector/qos/queue_gnt_d_reg[1]/CLK 1170.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1170.5~1263.2(ps)      0~10(ps)            
Fall Phase Delay               : 1184.7~1278.9(ps)      0~10(ps)            
Trig. Edge Skew                : 92.7(ps)               120(ps)             
Rise Skew                      : 92.7(ps)               
Fall Skew                      : 94.2(ps)               
Max. Rise Buffer Tran.         : 199.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 166.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 175.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 147.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 112.6(ps)              0(ps)               
Min. Fall Buffer Tran.         : 96(ps)                 0(ps)               
Min. Rise Sink Tran.           : 137.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 116.3(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



globalDetailRoute

#Start globalDetailRoute on Sun Nov  6 02:10:35 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 334.00 (Mb)
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.650.
#Using automatically generated G-grids.
#
#Data preparation is done on Sun Nov  6 02:10:35 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov  6 02:10:36 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       21609      82.20%
#  Metal 2        V       21609       3.43%
#  Metal 3        H       21609       0.00%
#  Metal 4        V       21609       0.00%
#  Metal 5        H       21609       0.00%
#  Metal 6        V       21609       0.00%
#  ------------------------------------------
#  Total                 129654      14.27%
#
#  263 nets (1.04%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 359.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 359.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 359.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2     37(0.18%)   (0.18%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     37(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 263
#Total wire length = 91016 um.
#Total half perimeter of net bounding box = 55980 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 98 um.
#Total wire length on LAYER metal3 = 50720 um.
#Total wire length on LAYER metal4 = 40199 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 10071
#Up-Via Summary (total 10071):
#           
#-----------------------
#  Metal 1         3659
#  Metal 2         3649
#  Metal 3         2763
#-----------------------
#                 10071 
#
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 5.00 (Mb)
#Total memory = 358.00 (Mb)
#Peak memory = 387.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 1.0% of the total area was rechecked for DRC, and 95.7% required routing.
#    number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 362.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 362.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 263
#Total wire length = 89893 um.
#Total half perimeter of net bounding box = 55980 um.
#Total wire length on LAYER metal1 = 76 um.
#Total wire length on LAYER metal2 = 1163 um.
#Total wire length on LAYER metal3 = 40062 um.
#Total wire length on LAYER metal4 = 48591 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 12858
#Up-Via Summary (total 12858):
#           
#-----------------------
#  Metal 1         4126
#  Metal 2         3989
#  Metal 3         4743
#-----------------------
#                 12858 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 0.00 (Mb)
#Total memory = 358.00 (Mb)
#Peak memory = 387.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 24.00 (Mb)
#Total memory = 358.00 (Mb)
#Peak memory = 387.00 (Mb)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov  6 02:10:45 2016
#
*** Look For Un-Routed Clock Tree Net ***
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 262
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_crc/crcpkt1/data24_d_reg[7]/CLK 1291(ps)
Min trig. edge delay at sink(R): QOS_selector/qos/queue_gnt_d_reg[1]/CLK 1191.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1191.3~1291(ps)        0~10(ps)            
Fall Phase Delay               : 1205.2~1306.5(ps)      0~10(ps)            
Trig. Edge Skew                : 99.7(ps)               120(ps)             
Rise Skew                      : 99.7(ps)               
Fall Skew                      : 101.3(ps)              
Max. Rise Buffer Tran.         : 199.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 167.3(ps)              200(ps)             
Max. Rise Sink Tran.           : 178.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 149.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 112.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 96.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 139.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 117.6(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.1)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=358.9M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=358.9M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 262
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_crc/crcpkt1/data24_d_reg[7]/CLK 1291(ps)
Min trig. edge delay at sink(R): QOS_selector/qos/queue_gnt_d_reg[1]/CLK 1191.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1191.3~1291(ps)        0~10(ps)            
Fall Phase Delay               : 1205.2~1306.5(ps)      0~10(ps)            
Trig. Edge Skew                : 99.7(ps)               120(ps)             
Rise Skew                      : 99.7(ps)               
Fall Skew                      : 101.3(ps)              
Max. Rise Buffer Tran.         : 199.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 167.3(ps)              200(ps)             
Max. Rise Sink Tran.           : 178.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 149.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 112.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 96.1(ps)               0(ps)               
Min. Rise Sink Tran.           : 139.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 117.6(ps)              0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide eth_tx.rguide ....
Clock Analysis (CPU Time 0:00:00.1)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:20.1, real=0:00:21.0, mem=358.9M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=358.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 263
There are 263 nets with 1 extra space.
routingBox: (0 0) (1430350 1430000)
coreBox:    (20000 20000) (1410350 1410000)
There are 263 prerouted nets with extraSpace.
Number of multi-gpin terms=6223, multi-gpins=17875, moved blk term=0/0

Phase 1a route (0:00:00.2 358.9M):
Est net length = 1.639e+06um = 7.921e+05H + 8.473e+05V
Usage: (25.8%H 29.3%V) = (1.045e+06um 1.711e+06um) = (260111 171095)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 33 = 0 (0.00% H) + 33 (0.07% V)

Phase 1b route (0:00:00.1 358.9M):
Usage: (25.7%H 29.3%V) = (1.043e+06um 1.711e+06um) = (259514 171094)
Overflow: 18 = 0 (0.00% H) + 18 (0.04% V)

Phase 1c route (0:00:00.1 358.9M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259129 171080)
Overflow: 7 = 0 (0.00% H) + 7 (0.01% V)

Phase 1d route (0:00:00.1 358.9M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259129 171080)
Overflow: 7 = 0 (0.00% H) + 7 (0.01% V)

Phase 1e route (0:00:00.0 358.9M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259134 171082)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1f route (0:00:00.1 358.9M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259138 171085)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	54	 0.11%
  1:	0	 0.00%	189	 0.37%
  2:	0	 0.00%	495	 0.98%
  3:	5	 0.01%	1451	 2.87%
  4:	32	 0.06%	3436	 6.81%
  5:	98	 0.19%	4606	 9.12%
  6:	183	 0.36%	4813	 9.53%
  7:	366	 0.73%	5205	10.31%
  8:	711	 1.41%	7192	14.25%
  9:	1144	 2.27%	6754	13.38%
 10:	1933	 3.83%	4992	 9.89%
 11:	2981	 5.91%	3907	 7.74%
 12:	3886	 7.70%	2898	 5.74%
 13:	5000	 9.91%	2838	 5.62%
 14:	5846	11.58%	1476	 2.92%
 15:	6139	12.16%	152	 0.30%
 16:	6017	11.92%	18	 0.04%
 17:	5276	10.45%	0	 0.00%
 18:	4668	 9.25%	1	 0.00%
 19:	2797	 5.54%	0	 0.00%
 20:	3397	 6.73%	2	 0.00%


Global route (cpu=0.5s real=1.0s 358.9M)
Phase 1l route (0:00:00.4 358.9M):
There are 263 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.8%H 31.1%V) = (1.088e+06um 1.819e+06um) = (270735 181875)
Overflow: 23 = 0 (0.00% H) + 23 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	20	 0.04%
--------------------------------------
  0:	1	 0.00%	127	 0.25%
  1:	0	 0.00%	377	 0.75%
  2:	1	 0.00%	991	 1.96%
  3:	20	 0.04%	2328	 4.61%
  4:	52	 0.10%	3713	 7.36%
  5:	130	 0.26%	4452	 8.82%
  6:	239	 0.47%	4501	 8.92%
  7:	503	 1.00%	4803	 9.51%
  8:	833	 1.65%	6783	13.44%
  9:	1359	 2.69%	6505	12.89%
 10:	2340	 4.64%	4791	 9.49%
 11:	3188	 6.32%	3835	 7.60%
 12:	4119	 8.16%	2919	 5.78%
 13:	5106	10.12%	2834	 5.61%
 14:	5846	11.58%	1325	 2.62%
 15:	5877	11.64%	152	 0.30%
 16:	5666	11.22%	18	 0.04%
 17:	4905	 9.72%	0	 0.00%
 18:	4337	 8.59%	1	 0.00%
 19:	2727	 5.40%	0	 0.00%
 20:	3230	 6.40%	2	 0.00%



*** Completed Phase 1 route (0:00:01.0 358.9M) ***


Total length: 1.806e+06um, number of vias: 168600
M1(H) length: 7.600e+01um, number of vias: 73875
M2(V) length: 3.405e+05um, number of vias: 64142
M3(H) length: 6.821e+05um, number of vias: 27283
M4(V) length: 5.736e+05um, number of vias: 2564
M5(H) length: 1.531e+05um, number of vias: 736
M6(V) length: 5.711e+04um
*** Completed Phase 2 route (0:00:00.6 358.9M) ***

*** Finished all Phases (cpu=0:00:01.7 mem=358.9M) ***
Peak Memory Usage was 358.9M 
*** Finished trialRoute (cpu=0:00:01.8 mem=358.9M) ***

Extraction called for design 'eth_tx' of instances=22822 and nets=25208 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 358.941M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -15.035 | -15.035 | -4.511  | -5.665  | -2.193  |   N/A   |
|           TNS (ns):| -9821.8 | -9020.5 | -4214.6 |-569.169 |-107.195 |   N/A   |
|    Violating Paths:|  3296   |  3002   |  1779   |   294   |   82    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     62 (62)      |   -1.632   |     62 (62)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.399%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 4.49 sec
Total Real time: 5.0 sec
Total Memory Usage: 373.0625 Mbytes
<CMD> cleanupSpecifyClockTree
<CMD> addCTSCellList CLKBUF2
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=375.1M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:00.0, mem=375.1M) ***
<CMD> addCTSCellList CLKBUF2
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=375.1M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=375.1M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=375.1M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (0) instances, and (0) nets in Clock clks.clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=375.1M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
*** 262 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clks.clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 375.066M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:01.0, mem=375.1M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 376.508M)

Start to trace clock trees ...
*** Begin Tracer (mem=376.5M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=376.6M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.2, real=0:00:00.0, mem=375.1M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=375.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 263
There are 263 nets with 1 extra space.
routingBox: (0 0) (1430350 1430000)
coreBox:    (20000 20000) (1410350 1410000)
There are 263 prerouted nets with extraSpace.
Number of multi-gpin terms=6223, multi-gpins=17875, moved blk term=0/0

Phase 1a route (0:00:00.2 377.8M):
Est net length = 1.639e+06um = 7.921e+05H + 8.473e+05V
Usage: (25.8%H 29.3%V) = (1.045e+06um 1.711e+06um) = (260111 171095)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 33 = 0 (0.00% H) + 33 (0.07% V)

Phase 1b route (0:00:00.1 379.0M):
Usage: (25.7%H 29.3%V) = (1.043e+06um 1.711e+06um) = (259514 171094)
Overflow: 18 = 0 (0.00% H) + 18 (0.04% V)

Phase 1c route (0:00:00.1 379.0M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259129 171080)
Overflow: 7 = 0 (0.00% H) + 7 (0.01% V)

Phase 1d route (0:00:00.1 379.0M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259129 171080)
Overflow: 7 = 0 (0.00% H) + 7 (0.01% V)

Phase 1e route (0:00:00.1 379.7M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259134 171082)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1f route (0:00:00.1 379.7M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259138 171085)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	54	 0.11%
  1:	0	 0.00%	189	 0.37%
  2:	0	 0.00%	495	 0.98%
  3:	5	 0.01%	1451	 2.87%
  4:	32	 0.06%	3436	 6.81%
  5:	98	 0.19%	4606	 9.12%
  6:	183	 0.36%	4813	 9.53%
  7:	366	 0.73%	5205	10.31%
  8:	711	 1.41%	7192	14.25%
  9:	1144	 2.27%	6754	13.38%
 10:	1933	 3.83%	4992	 9.89%
 11:	2981	 5.91%	3907	 7.74%
 12:	3886	 7.70%	2898	 5.74%
 13:	5000	 9.91%	2838	 5.62%
 14:	5846	11.58%	1476	 2.92%
 15:	6139	12.16%	152	 0.30%
 16:	6017	11.92%	18	 0.04%
 17:	5276	10.45%	0	 0.00%
 18:	4668	 9.25%	1	 0.00%
 19:	2797	 5.54%	0	 0.00%
 20:	3397	 6.73%	2	 0.00%


Global route (cpu=0.5s real=0.0s 378.4M)
Phase 1l route (0:00:00.6 377.1M):
There are 263 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.8%H 31.1%V) = (1.088e+06um 1.819e+06um) = (270735 181875)
Overflow: 23 = 0 (0.00% H) + 23 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	20	 0.04%
--------------------------------------
  0:	1	 0.00%	127	 0.25%
  1:	0	 0.00%	377	 0.75%
  2:	1	 0.00%	991	 1.96%
  3:	20	 0.04%	2328	 4.61%
  4:	52	 0.10%	3713	 7.36%
  5:	130	 0.26%	4452	 8.82%
  6:	239	 0.47%	4501	 8.92%
  7:	503	 1.00%	4803	 9.51%
  8:	833	 1.65%	6783	13.44%
  9:	1359	 2.69%	6505	12.89%
 10:	2340	 4.64%	4791	 9.49%
 11:	3188	 6.32%	3835	 7.60%
 12:	4119	 8.16%	2919	 5.78%
 13:	5106	10.12%	2834	 5.61%
 14:	5846	11.58%	1325	 2.62%
 15:	5877	11.64%	152	 0.30%
 16:	5666	11.22%	18	 0.04%
 17:	4905	 9.72%	0	 0.00%
 18:	4337	 8.59%	1	 0.00%
 19:	2727	 5.40%	0	 0.00%
 20:	3230	 6.40%	2	 0.00%



*** Completed Phase 1 route (0:00:01.2 375.1M) ***


Total length: 1.806e+06um, number of vias: 168600
M1(H) length: 7.600e+01um, number of vias: 73875
M2(V) length: 3.405e+05um, number of vias: 64142
M3(H) length: 6.821e+05um, number of vias: 27283
M4(V) length: 5.736e+05um, number of vias: 2564
M5(H) length: 1.531e+05um, number of vias: 736
M6(V) length: 5.711e+04um
*** Completed Phase 2 route (0:00:00.7 375.1M) ***

*** Finished all Phases (cpu=0:00:02.0 mem=375.1M) ***
Peak Memory Usage was 382.4M 
*** Finished trialRoute (cpu=0:00:02.1 mem=375.1M) ***

Extraction called for design 'eth_tx' of instances=22822 and nets=25208 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 364.785M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -15.035 | -15.035 | -4.511  | -5.665  | -2.193  |   N/A   |
|           TNS (ns):| -9821.8 | -9020.5 | -4214.6 |-569.169 |-107.195 |   N/A   |
|    Violating Paths:|  3296   |  3002   |  1779   |   294   |   82    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     62 (62)      |   -1.632   |     62 (62)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.399%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 4.99 sec
Total Real time: 5.0 sec
Total Memory Usage: 373.773438 Mbytes
<CMD> addCTSCellList BUFX4
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=373.8M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:01.0, mem=373.8M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=373.9M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (0) instances, and (0) nets in Clock clks.clk.
*** End changeClockStatus (cpu=0:00:00.2, real=0:00:00.0, mem=373.9M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
*** 262 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clks.clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 374.312M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=373.9M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 376.785M)

Start to trace clock trees ...
*** Begin Tracer (mem=376.9M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=376.9M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.2, real=0:00:01.0, mem=374.0M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=374.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 263
There are 263 nets with 1 extra space.
routingBox: (0 0) (1430350 1430000)
coreBox:    (20000 20000) (1410350 1410000)
There are 263 prerouted nets with extraSpace.
Number of multi-gpin terms=6223, multi-gpins=17875, moved blk term=0/0

Phase 1a route (0:00:00.2 378.0M):
Est net length = 1.639e+06um = 7.921e+05H + 8.473e+05V
Usage: (25.8%H 29.3%V) = (1.045e+06um 1.711e+06um) = (260111 171095)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 33 = 0 (0.00% H) + 33 (0.07% V)

Phase 1b route (0:00:00.1 379.2M):
Usage: (25.7%H 29.3%V) = (1.043e+06um 1.711e+06um) = (259514 171094)
Overflow: 18 = 0 (0.00% H) + 18 (0.04% V)

Phase 1c route (0:00:00.1 379.3M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259129 171080)
Overflow: 7 = 0 (0.00% H) + 7 (0.01% V)

Phase 1d route (0:00:00.1 379.3M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259129 171080)
Overflow: 7 = 0 (0.00% H) + 7 (0.01% V)

Phase 1e route (0:00:00.1 380.0M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259134 171082)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1f route (0:00:00.1 380.0M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259138 171085)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	54	 0.11%
  1:	0	 0.00%	189	 0.37%
  2:	0	 0.00%	495	 0.98%
  3:	5	 0.01%	1451	 2.87%
  4:	32	 0.06%	3436	 6.81%
  5:	98	 0.19%	4606	 9.12%
  6:	183	 0.36%	4813	 9.53%
  7:	366	 0.73%	5205	10.31%
  8:	711	 1.41%	7192	14.25%
  9:	1144	 2.27%	6754	13.38%
 10:	1933	 3.83%	4992	 9.89%
 11:	2981	 5.91%	3907	 7.74%
 12:	3886	 7.70%	2898	 5.74%
 13:	5000	 9.91%	2838	 5.62%
 14:	5846	11.58%	1476	 2.92%
 15:	6139	12.16%	152	 0.30%
 16:	6017	11.92%	18	 0.04%
 17:	5276	10.45%	0	 0.00%
 18:	4668	 9.25%	1	 0.00%
 19:	2797	 5.54%	0	 0.00%
 20:	3397	 6.73%	2	 0.00%


Global route (cpu=0.6s real=0.0s 378.7M)
Phase 1l route (0:00:00.7 377.4M):
There are 263 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.8%H 31.1%V) = (1.088e+06um 1.819e+06um) = (270735 181875)
Overflow: 23 = 0 (0.00% H) + 23 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	20	 0.04%
--------------------------------------
  0:	1	 0.00%	127	 0.25%
  1:	0	 0.00%	377	 0.75%
  2:	1	 0.00%	991	 1.96%
  3:	20	 0.04%	2328	 4.61%
  4:	52	 0.10%	3713	 7.36%
  5:	130	 0.26%	4452	 8.82%
  6:	239	 0.47%	4501	 8.92%
  7:	503	 1.00%	4803	 9.51%
  8:	833	 1.65%	6783	13.44%
  9:	1359	 2.69%	6505	12.89%
 10:	2340	 4.64%	4791	 9.49%
 11:	3188	 6.32%	3835	 7.60%
 12:	4119	 8.16%	2919	 5.78%
 13:	5106	10.12%	2834	 5.61%
 14:	5846	11.58%	1325	 2.62%
 15:	5877	11.64%	152	 0.30%
 16:	5666	11.22%	18	 0.04%
 17:	4905	 9.72%	0	 0.00%
 18:	4337	 8.59%	1	 0.00%
 19:	2727	 5.40%	0	 0.00%
 20:	3230	 6.40%	2	 0.00%



*** Completed Phase 1 route (0:00:01.4 374.6M) ***


Total length: 1.806e+06um, number of vias: 168600
M1(H) length: 7.600e+01um, number of vias: 73875
M2(V) length: 3.405e+05um, number of vias: 64142
M3(H) length: 6.821e+05um, number of vias: 27283
M4(V) length: 5.736e+05um, number of vias: 2564
M5(H) length: 1.531e+05um, number of vias: 736
M6(V) length: 5.711e+04um
*** Completed Phase 2 route (0:00:00.8 374.0M) ***

*** Finished all Phases (cpu=0:00:02.3 mem=374.0M) ***
Peak Memory Usage was 382.7M 
*** Finished trialRoute (cpu=0:00:02.4 mem=374.0M) ***

Extraction called for design 'eth_tx' of instances=22822 and nets=25208 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 365.469M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -15.035 | -15.035 | -4.511  | -5.665  | -2.193  |   N/A   |
|           TNS (ns):| -9821.8 | -9020.5 | -4214.6 |-569.169 |-107.195 |   N/A   |
|    Violating Paths:|  3296   |  3002   |  1779   |   294   |   82    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     62 (62)      |   -1.632   |     62 (62)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.399%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 5.29 sec
Total Real time: 5.0 sec
Total Memory Usage: 374.035156 Mbytes
<CMD> addCTSCellList CLKBUF3
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=374.0M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:00.0, mem=374.0M) ***
<CMD> addCTSCellList CLKBUF3
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=374.1M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=374.1M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=374.1M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (0) instances, and (0) nets in Clock clks.clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=374.2M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
*** 262 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clks.clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 374.609M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=374.2M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 377.082M)

Start to trace clock trees ...
*** Begin Tracer (mem=377.1M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=377.2M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.2, real=0:00:00.0, mem=374.3M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=374.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 263
There are 263 nets with 1 extra space.
routingBox: (0 0) (1430350 1430000)
coreBox:    (20000 20000) (1410350 1410000)
There are 263 prerouted nets with extraSpace.
Number of multi-gpin terms=6223, multi-gpins=17875, moved blk term=0/0

Phase 1a route (0:00:00.2 378.3M):
Est net length = 1.639e+06um = 7.921e+05H + 8.473e+05V
Usage: (25.8%H 29.3%V) = (1.045e+06um 1.711e+06um) = (260111 171095)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 33 = 0 (0.00% H) + 33 (0.07% V)

Phase 1b route (0:00:00.1 379.5M):
Usage: (25.7%H 29.3%V) = (1.043e+06um 1.711e+06um) = (259514 171094)
Overflow: 18 = 0 (0.00% H) + 18 (0.04% V)

Phase 1c route (0:00:00.1 379.6M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259129 171080)
Overflow: 7 = 0 (0.00% H) + 7 (0.01% V)

Phase 1d route (0:00:00.1 379.6M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259129 171080)
Overflow: 7 = 0 (0.00% H) + 7 (0.01% V)

Phase 1e route (0:00:00.1 380.3M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259134 171082)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1f route (0:00:00.1 380.3M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259138 171085)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	54	 0.11%
  1:	0	 0.00%	189	 0.37%
  2:	0	 0.00%	495	 0.98%
  3:	5	 0.01%	1451	 2.87%
  4:	32	 0.06%	3436	 6.81%
  5:	98	 0.19%	4606	 9.12%
  6:	183	 0.36%	4813	 9.53%
  7:	366	 0.73%	5205	10.31%
  8:	711	 1.41%	7192	14.25%
  9:	1144	 2.27%	6754	13.38%
 10:	1933	 3.83%	4992	 9.89%
 11:	2981	 5.91%	3907	 7.74%
 12:	3886	 7.70%	2898	 5.74%
 13:	5000	 9.91%	2838	 5.62%
 14:	5846	11.58%	1476	 2.92%
 15:	6139	12.16%	152	 0.30%
 16:	6017	11.92%	18	 0.04%
 17:	5276	10.45%	0	 0.00%
 18:	4668	 9.25%	1	 0.00%
 19:	2797	 5.54%	0	 0.00%
 20:	3397	 6.73%	2	 0.00%


Global route (cpu=0.6s real=0.0s 379.0M)
Phase 1l route (0:00:00.7 377.7M):
There are 263 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.8%H 31.1%V) = (1.088e+06um 1.819e+06um) = (270735 181875)
Overflow: 23 = 0 (0.00% H) + 23 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	20	 0.04%
--------------------------------------
  0:	1	 0.00%	127	 0.25%
  1:	0	 0.00%	377	 0.75%
  2:	1	 0.00%	991	 1.96%
  3:	20	 0.04%	2328	 4.61%
  4:	52	 0.10%	3713	 7.36%
  5:	130	 0.26%	4452	 8.82%
  6:	239	 0.47%	4501	 8.92%
  7:	503	 1.00%	4803	 9.51%
  8:	833	 1.65%	6783	13.44%
  9:	1359	 2.69%	6505	12.89%
 10:	2340	 4.64%	4791	 9.49%
 11:	3188	 6.32%	3835	 7.60%
 12:	4119	 8.16%	2919	 5.78%
 13:	5106	10.12%	2834	 5.61%
 14:	5846	11.58%	1325	 2.62%
 15:	5877	11.64%	152	 0.30%
 16:	5666	11.22%	18	 0.04%
 17:	4905	 9.72%	0	 0.00%
 18:	4337	 8.59%	1	 0.00%
 19:	2727	 5.40%	0	 0.00%
 20:	3230	 6.40%	2	 0.00%



*** Completed Phase 1 route (0:00:01.4 374.9M) ***


Total length: 1.806e+06um, number of vias: 168600
M1(H) length: 7.600e+01um, number of vias: 73875
M2(V) length: 3.405e+05um, number of vias: 64142
M3(H) length: 6.821e+05um, number of vias: 27283
M4(V) length: 5.736e+05um, number of vias: 2564
M5(H) length: 1.531e+05um, number of vias: 736
M6(V) length: 5.711e+04um
*** Completed Phase 2 route (0:00:00.8 374.3M) ***

*** Finished all Phases (cpu=0:00:02.3 mem=374.3M) ***
Peak Memory Usage was 383.0M 
*** Finished trialRoute (cpu=0:00:02.4 mem=374.3M) ***

Extraction called for design 'eth_tx' of instances=22822 and nets=25208 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 365.766M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -15.035 | -15.035 | -4.511  | -5.665  | -2.193  |   N/A   |
|           TNS (ns):| -9821.8 | -9020.5 | -4214.6 |-569.169 |-107.195 |   N/A   |
|    Violating Paths:|  3296   |  3002   |  1779   |   294   |   82    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     62 (62)      |   -1.632   |     62 (62)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.399%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 5.27 sec
Total Real time: 6.0 sec
Total Memory Usage: 374.332031 Mbytes
<CMD> addCTSCellList INVX8
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3 INVX8
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3 INVX8 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=374.3M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:00.0, mem=374.3M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=374.5M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (0) instances, and (0) nets in Clock clks.clk.
*** End changeClockStatus (cpu=0:00:00.2, real=0:00:00.0, mem=374.5M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
*** 262 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clks.clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 374.871M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=374.5M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 377.340M)

Start to trace clock trees ...
*** Begin Tracer (mem=377.3M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=377.3M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.2, real=0:00:00.0, mem=374.6M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=374.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 263
There are 263 nets with 1 extra space.
routingBox: (0 0) (1430350 1430000)
coreBox:    (20000 20000) (1410350 1410000)
There are 263 prerouted nets with extraSpace.
Number of multi-gpin terms=6223, multi-gpins=17875, moved blk term=0/0

Phase 1a route (0:00:00.2 378.5M):
Est net length = 1.639e+06um = 7.921e+05H + 8.473e+05V
Usage: (25.8%H 29.3%V) = (1.045e+06um 1.711e+06um) = (260111 171095)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 33 = 0 (0.00% H) + 33 (0.07% V)

Phase 1b route (0:00:00.1 379.8M):
Usage: (25.7%H 29.3%V) = (1.043e+06um 1.711e+06um) = (259514 171094)
Overflow: 18 = 0 (0.00% H) + 18 (0.04% V)

Phase 1c route (0:00:00.1 379.9M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259129 171080)
Overflow: 7 = 0 (0.00% H) + 7 (0.01% V)

Phase 1d route (0:00:00.1 379.9M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259129 171080)
Overflow: 7 = 0 (0.00% H) + 7 (0.01% V)

Phase 1e route (0:00:00.1 380.6M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259134 171082)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1f route (0:00:00.1 380.6M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259138 171085)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	54	 0.11%
  1:	0	 0.00%	189	 0.37%
  2:	0	 0.00%	495	 0.98%
  3:	5	 0.01%	1451	 2.87%
  4:	32	 0.06%	3436	 6.81%
  5:	98	 0.19%	4606	 9.12%
  6:	183	 0.36%	4813	 9.53%
  7:	366	 0.73%	5205	10.31%
  8:	711	 1.41%	7192	14.25%
  9:	1144	 2.27%	6754	13.38%
 10:	1933	 3.83%	4992	 9.89%
 11:	2981	 5.91%	3907	 7.74%
 12:	3886	 7.70%	2898	 5.74%
 13:	5000	 9.91%	2838	 5.62%
 14:	5846	11.58%	1476	 2.92%
 15:	6139	12.16%	152	 0.30%
 16:	6017	11.92%	18	 0.04%
 17:	5276	10.45%	0	 0.00%
 18:	4668	 9.25%	1	 0.00%
 19:	2797	 5.54%	0	 0.00%
 20:	3397	 6.73%	2	 0.00%


Global route (cpu=0.6s real=1.0s 379.3M)
Phase 1l route (0:00:00.7 377.9M):
There are 263 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.8%H 31.1%V) = (1.088e+06um 1.819e+06um) = (270735 181875)
Overflow: 23 = 0 (0.00% H) + 23 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	20	 0.04%
--------------------------------------
  0:	1	 0.00%	127	 0.25%
  1:	0	 0.00%	377	 0.75%
  2:	1	 0.00%	991	 1.96%
  3:	20	 0.04%	2328	 4.61%
  4:	52	 0.10%	3713	 7.36%
  5:	130	 0.26%	4452	 8.82%
  6:	239	 0.47%	4501	 8.92%
  7:	503	 1.00%	4803	 9.51%
  8:	833	 1.65%	6783	13.44%
  9:	1359	 2.69%	6505	12.89%
 10:	2340	 4.64%	4791	 9.49%
 11:	3188	 6.32%	3835	 7.60%
 12:	4119	 8.16%	2919	 5.78%
 13:	5106	10.12%	2834	 5.61%
 14:	5846	11.58%	1325	 2.62%
 15:	5877	11.64%	152	 0.30%
 16:	5666	11.22%	18	 0.04%
 17:	4905	 9.72%	0	 0.00%
 18:	4337	 8.59%	1	 0.00%
 19:	2727	 5.40%	0	 0.00%
 20:	3230	 6.40%	2	 0.00%



*** Completed Phase 1 route (0:00:01.4 375.1M) ***


Total length: 1.806e+06um, number of vias: 168600
M1(H) length: 7.600e+01um, number of vias: 73875
M2(V) length: 3.405e+05um, number of vias: 64142
M3(H) length: 6.821e+05um, number of vias: 27283
M4(V) length: 5.736e+05um, number of vias: 2564
M5(H) length: 1.531e+05um, number of vias: 736
M6(V) length: 5.711e+04um
*** Completed Phase 2 route (0:00:00.9 374.6M) ***

*** Finished all Phases (cpu=0:00:02.4 mem=374.6M) ***
Peak Memory Usage was 383.3M 
*** Finished trialRoute (cpu=0:00:02.5 mem=374.6M) ***

Extraction called for design 'eth_tx' of instances=22822 and nets=25208 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 366.031M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -15.035 | -15.035 | -4.511  | -5.665  | -2.193  |   N/A   |
|           TNS (ns):| -9821.8 | -9020.5 | -4214.6 |-569.169 |-107.195 |   N/A   |
|    Violating Paths:|  3296   |  3002   |  1779   |   294   |   82    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     62 (62)      |   -1.632   |     62 (62)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.399%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 5.4 sec
Total Real time: 6.0 sec
Total Memory Usage: 374.621094 Mbytes
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3 INVX8
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3 INVX8 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=374.6M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:00.0, mem=374.6M) ***
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3 INVX8
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3 INVX8 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=374.8M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=374.8M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=374.8M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (0) instances, and (0) nets in Clock clks.clk.
*** End changeClockStatus (cpu=0:00:00.2, real=0:00:00.0, mem=374.8M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
*** 262 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clks.clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 375.191M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=374.8M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 377.668M)

Start to trace clock trees ...
*** Begin Tracer (mem=377.7M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=377.7M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.2, real=0:00:00.0, mem=374.9M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=374.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 263
There are 263 nets with 1 extra space.
routingBox: (0 0) (1430350 1430000)
coreBox:    (20000 20000) (1410350 1410000)
There are 263 prerouted nets with extraSpace.
Number of multi-gpin terms=6223, multi-gpins=17875, moved blk term=0/0

Phase 1a route (0:00:00.2 378.8M):
Est net length = 1.639e+06um = 7.921e+05H + 8.473e+05V
Usage: (25.8%H 29.3%V) = (1.045e+06um 1.711e+06um) = (260111 171095)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 33 = 0 (0.00% H) + 33 (0.07% V)

Phase 1b route (0:00:00.1 380.1M):
Usage: (25.7%H 29.3%V) = (1.043e+06um 1.711e+06um) = (259514 171094)
Overflow: 18 = 0 (0.00% H) + 18 (0.04% V)

Phase 1c route (0:00:00.1 380.1M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259129 171080)
Overflow: 7 = 0 (0.00% H) + 7 (0.01% V)

Phase 1d route (0:00:00.1 380.1M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259129 171080)
Overflow: 7 = 0 (0.00% H) + 7 (0.01% V)

Phase 1e route (0:00:00.1 380.9M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259134 171082)
Overflow: 3 = 0 (0.00% H) + 3 (0.01% V)

Phase 1f route (0:00:00.1 380.9M):
Usage: (25.7%H 29.3%V) = (1.041e+06um 1.711e+06um) = (259138 171085)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	54	 0.11%
  1:	0	 0.00%	189	 0.37%
  2:	0	 0.00%	495	 0.98%
  3:	5	 0.01%	1451	 2.87%
  4:	32	 0.06%	3436	 6.81%
  5:	98	 0.19%	4606	 9.12%
  6:	183	 0.36%	4813	 9.53%
  7:	366	 0.73%	5205	10.31%
  8:	711	 1.41%	7192	14.25%
  9:	1144	 2.27%	6754	13.38%
 10:	1933	 3.83%	4992	 9.89%
 11:	2981	 5.91%	3907	 7.74%
 12:	3886	 7.70%	2898	 5.74%
 13:	5000	 9.91%	2838	 5.62%
 14:	5846	11.58%	1476	 2.92%
 15:	6139	12.16%	152	 0.30%
 16:	6017	11.92%	18	 0.04%
 17:	5276	10.45%	0	 0.00%
 18:	4668	 9.25%	1	 0.00%
 19:	2797	 5.54%	0	 0.00%
 20:	3397	 6.73%	2	 0.00%


Global route (cpu=0.6s real=1.0s 379.6M)
Phase 1l route (0:00:00.7 378.2M):
There are 263 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.8%H 31.1%V) = (1.088e+06um 1.819e+06um) = (270735 181875)
Overflow: 23 = 0 (0.00% H) + 23 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.00%
 -1:	0	 0.00%	20	 0.04%
--------------------------------------
  0:	1	 0.00%	127	 0.25%
  1:	0	 0.00%	377	 0.75%
  2:	1	 0.00%	991	 1.96%
  3:	20	 0.04%	2328	 4.61%
  4:	52	 0.10%	3713	 7.36%
  5:	130	 0.26%	4452	 8.82%
  6:	239	 0.47%	4501	 8.92%
  7:	503	 1.00%	4803	 9.51%
  8:	833	 1.65%	6783	13.44%
  9:	1359	 2.69%	6505	12.89%
 10:	2340	 4.64%	4791	 9.49%
 11:	3188	 6.32%	3835	 7.60%
 12:	4119	 8.16%	2919	 5.78%
 13:	5106	10.12%	2834	 5.61%
 14:	5846	11.58%	1325	 2.62%
 15:	5877	11.64%	152	 0.30%
 16:	5666	11.22%	18	 0.04%
 17:	4905	 9.72%	0	 0.00%
 18:	4337	 8.59%	1	 0.00%
 19:	2727	 5.40%	0	 0.00%
 20:	3230	 6.40%	2	 0.00%



*** Completed Phase 1 route (0:00:01.5 375.4M) ***


Total length: 1.806e+06um, number of vias: 168600
M1(H) length: 7.600e+01um, number of vias: 73875
M2(V) length: 3.405e+05um, number of vias: 64142
M3(H) length: 6.821e+05um, number of vias: 27283
M4(V) length: 5.736e+05um, number of vias: 2564
M5(H) length: 1.531e+05um, number of vias: 736
M6(V) length: 5.711e+04um
*** Completed Phase 2 route (0:00:00.8 374.9M) ***

*** Finished all Phases (cpu=0:00:02.4 mem=374.9M) ***
Peak Memory Usage was 383.6M 
*** Finished trialRoute (cpu=0:00:02.5 mem=374.9M) ***

Extraction called for design 'eth_tx' of instances=22822 and nets=25208 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 366.348M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -15.035 | -15.035 | -4.511  | -5.665  | -2.193  |   N/A   |
|           TNS (ns):| -9821.8 | -9020.5 | -4214.6 |-569.169 |-107.195 |   N/A   |
|    Violating Paths:|  3296   |  3002   |  1779   |   294   |   82    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     62 (62)      |   -1.632   |     62 (62)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.399%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 5.56 sec
Total Real time: 6.0 sec
Total Memory Usage: 374.90625 Mbytes
<CMD> analyzeFloorplan -cong -timing -effort medium
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 375.4M, InitMEM = 375.4M)
Number of Loop : 0
Start delay calculation (mem=375.434M)...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=375.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=375.4M) ***
Delay calculation completed. (cpu=0:00:00.6 real=0:00:01.0 mem=375.434M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 375.4M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.4) ***
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=375.4M)" ...
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=fp 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=22822 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=23421 #term=74992 #term/net=3.20, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 22822 single + 0 double + 0 multi
Total standard cell length = 135.8808 (mm), area = 1.3588 (mm^2)
Average module density = 1.062.
Density for the design = 1.062.
       = stdcell_area 169851 (1358808 um^2) / alloc_area 159885 (1279084 um^2).
Pin Density = 0.442.
            = total # of pins 74992 / total Instance area 169851.
Iteration  1: Total net bbox = 2.305e+06 (1.10e+06 1.20e+06)
              Est.  stn bbox = 2.305e+06 (1.10e+06 1.20e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 382.7M
Iteration  2: Total net bbox = 2.305e+06 (1.10e+06 1.20e+06)
              Est.  stn bbox = 2.305e+06 (1.10e+06 1.20e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 382.7M
Iteration  3: Total net bbox = 1.743e+06 (8.57e+05 8.86e+05)
              Est.  stn bbox = 1.743e+06 (8.57e+05 8.86e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 382.7M
Iteration  4: Total net bbox = 1.579e+06 (7.97e+05 7.83e+05)
              Est.  stn bbox = 1.579e+06 (7.97e+05 7.83e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 382.7M
Iteration  5: Total net bbox = 1.401e+06 (6.59e+05 7.42e+05)
              Est.  stn bbox = 1.401e+06 (6.59e+05 7.42e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 382.7M
Iteration  6: Total net bbox = 1.369e+06 (6.47e+05 7.21e+05)
              Est.  stn bbox = 1.369e+06 (6.47e+05 7.21e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 382.6M
Iteration  7: Total net bbox = 1.423e+06 (6.74e+05 7.49e+05)
              Est.  stn bbox = 1.651e+06 (7.72e+05 8.79e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 378.5M
Iteration  8: Total net bbox = 1.423e+06 (6.74e+05 7.49e+05)
              Est.  stn bbox = 1.651e+06 (7.72e+05 8.79e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 377.7M
Iteration  9: Total net bbox = 1.413e+06 (6.69e+05 7.45e+05)
              Est.  stn bbox = 1.646e+06 (7.70e+05 8.76e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 380.6M
Iteration 10: Total net bbox = 1.413e+06 (6.69e+05 7.45e+05)
              Est.  stn bbox = 1.646e+06 (7.70e+05 8.76e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 378.5M
Iteration 11: Total net bbox = 1.399e+06 (6.68e+05 7.32e+05)
              Est.  stn bbox = 1.635e+06 (7.71e+05 8.64e+05)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 381.4M
Iteration 12: Total net bbox = 1.399e+06 (6.68e+05 7.32e+05)
              Est.  stn bbox = 1.635e+06 (7.71e+05 8.64e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 379.4M
Iteration 13: Total net bbox = 1.401e+06 (6.73e+05 7.28e+05)
              Est.  stn bbox = 1.637e+06 (7.76e+05 8.61e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 382.3M
Iteration 14: Total net bbox = 1.521e+06 (7.65e+05 7.56e+05)
              Est.  stn bbox = 1.758e+06 (8.70e+05 8.88e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 382.3M
*** cost = 1.521e+06 (7.65e+05 7.56e+05) (cpu for global=0:00:12.1) real=0:00:12.0***
Core Placement runtime cpu: 0:00:07.5 real: 0:00:07.0
Total net length = 1.523e+06 (7.650e+05 7.579e+05) (ext = 2.111e+05)
*** End of Placement (cpu=0:00:13.0, real=0:00:13.0, mem=382.3M) ***
default core: bins with density >  0.75 = 28.1 % ( 55 / 196 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:15, real = 0: 0:15, mem = 368.0M **
Masterplan Timing Estimation ** WNS(ns) -0.024300, TNS(ns) -1.083500
*** Free Virtual Timing Model ...(mem=368.0M)
*** Starting trialRoute (mem=368.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 267
There are 263 nets with 1 extra space.
routingBox: (0 0) (1430350 1430000)
coreBox:    (20000 20000) (1410350 1410000)
There are 263 prerouted nets with extraSpace.
Number of multi-gpin terms=6207, multi-gpins=17843, moved blk term=0/0

Phase 1a route (0:00:00.2 368.0M):
Est net length = 1.708e+06um = 8.893e+05H + 8.189e+05V
Usage: (28.5%H 29.3%V) = (1.154e+06um 1.720e+06um) = (287237 171999)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 180 = 3 (0.01% H) + 176 (0.35% V)

Phase 1b route (0:00:00.1 368.0M):
Usage: (28.4%H 29.3%V) = (1.151e+06um 1.720e+06um) = (286570 171998)
Overflow: 161 = 0 (0.00% H) + 161 (0.32% V)

Phase 1c route (0:00:00.1 368.0M):
Usage: (28.3%H 29.3%V) = (1.150e+06um 1.720e+06um) = (286193 172053)
Overflow: 143 = 0 (0.00% H) + 143 (0.28% V)

Phase 1d route (0:00:00.1 368.0M):
Usage: (28.3%H 29.3%V) = (1.150e+06um 1.720e+06um) = (286207 172064)
Overflow: 118 = 0 (0.00% H) + 118 (0.23% V)

Phase 1e route (0:00:00.1 368.0M):
Usage: (28.4%H 29.3%V) = (1.150e+06um 1.721e+06um) = (286296 172102)
Overflow: 63 = 0 (0.00% H) + 63 (0.13% V)

Phase 1f route (0:00:00.1 368.0M):
Usage: (28.4%H 29.3%V) = (1.150e+06um 1.721e+06um) = (286363 172131)
Overflow: 36 = 0 (0.00% H) + 36 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	4	 0.01%
 -2:	0	 0.00%	5	 0.01%
 -1:	0	 0.00%	22	 0.04%
--------------------------------------
  0:	0	 0.00%	263	 0.52%
  1:	3	 0.01%	512	 1.01%
  2:	17	 0.03%	996	 1.97%
  3:	42	 0.08%	1899	 3.76%
  4:	164	 0.32%	3331	 6.60%
  5:	252	 0.50%	3823	 7.57%
  6:	449	 0.89%	4146	 8.21%
  7:	746	 1.48%	4762	 9.43%
  8:	1170	 2.32%	6295	12.47%
  9:	1663	 3.29%	6259	12.40%
 10:	2430	 4.81%	5230	10.36%
 11:	3240	 6.42%	4611	 9.13%
 12:	4260	 8.44%	3542	 7.02%
 13:	5067	10.04%	3113	 6.17%
 14:	5521	10.94%	1484	 2.94%
 15:	5793	11.48%	161	 0.32%
 16:	5476	10.85%	18	 0.04%
 17:	4742	 9.39%	0	 0.00%
 18:	4159	 8.24%	1	 0.00%
 19:	2404	 4.76%	0	 0.00%
 20:	2881	 5.71%	2	 0.00%


Global route (cpu=0.7s real=0.0s 368.0M)
Phase 1l route (0:00:00.8 368.0M):
There are 263 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (29.5%H 31.3%V) = (1.196e+06um 1.836e+06um) = (297754 183589)
Overflow: 301 = 3 (0.01% H) + 298 (0.59% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -9:	0	 0.00%	1	 0.00%
 -8:	0	 0.00%	2	 0.00%
 -7:	0	 0.00%	2	 0.00%
 -6:	0	 0.00%	2	 0.00%
 -5:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	10	 0.02%
 -3:	0	 0.00%	19	 0.04%
 -2:	1	 0.00%	53	 0.10%
 -1:	2	 0.00%	149	 0.30%
--------------------------------------
  0:	11	 0.02%	426	 0.84%
  1:	25	 0.05%	815	 1.61%
  2:	49	 0.10%	1377	 2.73%
  3:	96	 0.19%	2340	 4.64%
  4:	234	 0.46%	3325	 6.59%
  5:	326	 0.65%	3724	 7.38%
  6:	546	 1.08%	3996	 7.92%
  7:	835	 1.65%	4595	 9.10%
  8:	1316	 2.61%	6030	11.95%
  9:	1856	 3.68%	6051	11.99%
 10:	2633	 5.22%	4994	 9.89%
 11:	3462	 6.86%	4463	 8.84%
 12:	4311	 8.54%	3496	 6.93%
 13:	5077	10.06%	3082	 6.11%
 14:	5389	10.68%	1343	 2.66%
 15:	5576	11.05%	162	 0.32%
 16:	5229	10.36%	18	 0.04%
 17:	4497	 8.91%	0	 0.00%
 18:	3960	 7.84%	1	 0.00%
 19:	2343	 4.64%	0	 0.00%
 20:	2705	 5.36%	2	 0.00%



*** Completed Phase 1 route (0:00:01.6 368.0M) ***


Total length: 1.897e+06um, number of vias: 175654
M1(H) length: 7.600e+01um, number of vias: 73814
M2(V) length: 3.284e+05um, number of vias: 70139
M3(H) length: 7.293e+05um, number of vias: 27038
M4(V) length: 5.774e+05um, number of vias: 3878
M5(H) length: 2.063e+05um, number of vias: 785
M6(V) length: 5.539e+04um
*** Completed Phase 2 route (0:00:00.9 368.0M) ***

*** Finished all Phases (cpu=0:00:02.6 mem=368.0M) ***
Peak Memory Usage was 372.0M 
*** Finished trialRoute (cpu=0:00:02.7 mem=368.0M) ***

Start to collect the design information.
Build netlist information for Cell eth_tx.
Finish to collect the design information.
************************* Analyze Floorplan **************************
    Die Area(um^2)            : 2045400.50
    Core Area(um^2)           : 1932586.50
    Chip Density (Counting Std Cells and MACROs and IOs): 66.432%
    Core Density (Counting Std Cells and MACROs): 70.310%
    Average utilization       : 106.233%
    Number of instance(s)     : 22822
    Number of Macro(s)        : 0
    Number of IO Pin(s)       : 1264
    Number of Power Domain(s) : 0
************************* Estimation Results *************************
    Total wire length.        : 1.5597e+06
    Congestion (H).           : 0.003%
    Congestion (V).           : 0.236%
    WNS reg2reg (ns).         : -2.4300e-02
    TNS reg2reg (ns).         : -1.0835e+00
**********************************************************************
<CMD> redraw
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> selectObject Module axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module axi_master
<CMD> setDrawView ameba
<CMD> deselectAll
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> selectObject Module axi_master
<CMD> deselectAll
<CMD> selectObject Module dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module axi_master
**ERROR: (ENCSYT-16316):	No partition is selected.
<CMD> deselectAll
<CMD> selectObject Module tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module axi_master
**ERROR: (ENCSYT-16316):	No partition is selected.
<CMD> trialRoute -maxRouteLayer 6
**ERROR: Design must be placed before running "trialRoute"
**ERROR: Design must be placed before running "trialRoute"
<CMD> deselectAll
<CMD> trialRoute -maxRouteLayer 6
**ERROR: Design must be placed before running "trialRoute"
**ERROR: Design must be placed before running "trialRoute"
<CMD> refinePlace -checkRoute 0 -honorSoftBlockage 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
Starting refinePlace ...
**WARN: (ENCSP-2022):	No instances for refine placement.
Total net length = 1.973e+05 (9.770e+04 9.963e+04) (ext = 1.417e+05)
default core: bins with density >  0.75 =    0 % ( 0 / 196 )
<CMD> setDrawView place
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 376.6M, InitMEM = 376.6M)
Number of Loop : 0
Start delay calculation (mem=376.559M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:00.0 mem=376.559M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 376.6M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.1) ***
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=376.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=376.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=376.6M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=22822 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=23421 #term=74992 #term/net=3.20, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 22822 single + 0 double + 0 multi
Total standard cell length = 135.8808 (mm), area = 1.3588 (mm^2)
Average module density = 1.062.
Density for the design = 1.062.
       = stdcell_area 169851 (1358808 um^2) / alloc_area 159885 (1279084 um^2).
Pin Density = 0.442.
            = total # of pins 74992 / total Instance area 169851.
Iteration  1: Total net bbox = 2.305e+06 (1.10e+06 1.20e+06)
              Est.  stn bbox = 2.305e+06 (1.10e+06 1.20e+06)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 378.7M
Iteration  2: Total net bbox = 2.305e+06 (1.10e+06 1.20e+06)
              Est.  stn bbox = 2.305e+06 (1.10e+06 1.20e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 378.7M
Iteration  3: Total net bbox = 1.720e+06 (8.45e+05 8.76e+05)
              Est.  stn bbox = 1.720e+06 (8.45e+05 8.76e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 378.7M
Iteration  4: Total net bbox = 1.631e+06 (8.26e+05 8.06e+05)
              Est.  stn bbox = 1.631e+06 (8.26e+05 8.06e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 378.7M
Iteration  5: Total net bbox = 1.437e+06 (6.69e+05 7.68e+05)
              Est.  stn bbox = 1.437e+06 (6.69e+05 7.68e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 378.7M
Iteration  6: Total net bbox = 1.332e+06 (6.32e+05 7.00e+05)
              Est.  stn bbox = 1.332e+06 (6.32e+05 7.00e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 378.7M
Iteration  7: Total net bbox = 1.388e+06 (6.59e+05 7.29e+05)
              Est.  stn bbox = 1.614e+06 (7.56e+05 8.58e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 376.6M
Iteration  8: Total net bbox = 1.389e+06 (6.60e+05 7.29e+05)
              Est.  stn bbox = 1.616e+06 (7.58e+05 8.58e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 376.6M
Iteration  9: Total net bbox = 1.422e+06 (6.71e+05 7.51e+05)
              Est.  stn bbox = 1.653e+06 (7.72e+05 8.81e+05)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 376.6M
Iteration 10: Total net bbox = 1.431e+06 (6.76e+05 7.55e+05)
              Est.  stn bbox = 1.664e+06 (7.78e+05 8.86e+05)
              cpu = 0:00:03.1 real = 0:00:04.0 mem = 376.6M
Iteration 11: Total net bbox = 1.408e+06 (6.69e+05 7.39e+05)
              Est.  stn bbox = 1.642e+06 (7.71e+05 8.70e+05)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 376.6M
Iteration 12: Total net bbox = 1.414e+06 (6.72e+05 7.42e+05)
              Est.  stn bbox = 1.649e+06 (7.75e+05 8.74e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 376.6M
Iteration 13: Total net bbox = 1.430e+06 (6.70e+05 7.59e+05)
              Est.  stn bbox = 1.662e+06 (7.72e+05 8.90e+05)
              cpu = 0:00:08.9 real = 0:00:09.0 mem = 376.6M
Iteration 14: Total net bbox = 1.430e+06 (6.70e+05 7.59e+05)
              Est.  stn bbox = 1.662e+06 (7.72e+05 8.90e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 376.6M
Iteration 15: Total net bbox = 1.492e+06 (7.09e+05 7.82e+05)
              Est.  stn bbox = 1.724e+06 (8.11e+05 9.12e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 376.6M
*** cost = 1.492e+06 (7.09e+05 7.82e+05) (cpu for global=0:00:26.9) real=0:00:27.0***
Core Placement runtime cpu: 0:00:16.7 real: 0:00:17.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.2, Real Time = 0:00:03.0
move report: preRPlace moves 13235 insts, mean move: 5.26 um, max move: 40.40 um
	max move on inst (axi_master/U1287): (974.40, 60.00) --> (984.80, 90.00)
Placement tweakage begins.
wire length = 1.536e+06 = 7.326e+05 H + 8.035e+05 V
wire length = 1.476e+06 = 6.883e+05 H + 7.879e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 8811 insts, mean move: 10.50 um, max move: 80.80 um
	max move on inst (tx_crc/crcpkt1/U1351): (552.00, 1220.00) --> (632.80, 1220.00)
move report: rPlace moves 254 insts, mean move: 6.49 um, max move: 31.60 um
	max move on inst (tx_crc/crcpkt1/U1834): (349.60, 1120.00) --> (371.20, 1130.00)
move report: overall moves 15020 insts, mean move: 8.53 um, max move: 80.80 um
	max move on inst (tx_crc/crcpkt1/U1351): (552.00, 1220.00) --> (632.80, 1220.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        80.80 um
  inst (tx_crc/crcpkt1/U1351) with max move: (552, 1220) -> (632.8, 1220)
  mean    (X+Y) =         8.53 um
Total instances flipped for WireLenOpt: 423
Total instances flipped, including legalization: 2731
Total instances moved : 15020
*** cpu=0:00:03.7   mem=376.6M  mem(used)=0.0M***
Total net length = 1.471e+06 (6.893e+05 7.819e+05) (ext = 2.112e+05)
*** End of Placement (cpu=0:00:31.5, real=0:00:32.0, mem=376.6M) ***
default core: bins with density >  0.75 = 28.6 % ( 56 / 196 )
*** Free Virtual Timing Model ...(mem=368.0M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:33, real = 0: 0:33, mem = 368.0M **
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal6 -crossoverViaTopLayer metal6 -targetViaBottomLayer metal1 -nets { gnd vdd }
*** Begin SPECIAL ROUTE on Sun Nov  6 02:23:41 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.72Ghz)

Begin option processing ...
(from .sroute_3744.conf) srouteConnectPowerBump set to false
(from .sroute_3744.conf) routeSelectNet set to "gnd vdd"
(from .sroute_3744.conf) routeSpecial set to true
(from .sroute_3744.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_3744.conf) srouteFollowCorePinEnd set to 3
(from .sroute_3744.conf) srouteFollowPadPin set to true
(from .sroute_3744.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_3744.conf) sroutePadPinAllPorts set to true
(from .sroute_3744.conf) sroutePreserveExistingRoutes set to true
(from .sroute_3744.conf) srouteTopLayerLimit set to 6
(from .sroute_3744.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 568.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 6 routing layers, 0 overlap layer
Read in 33 macros, 25 used
Read in 22822 components
  22822 core components: 0 unplaced, 18994 placed, 3828 fixed
Read in 1208 physical pins
  1208 physical pins: 0 unplaced, 1208 placed, 0 fixed
Read in 56 logical pins
Read in 1192 nets
Read in 2 special nets, 2 routed
Read in 1208 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 568.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1208 io pins ...
 Updating DB with 9 via definition ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 368.04 megs
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3 INVX8
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3 INVX8 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=376.8M) ***
*** End createClockTreeSpec (cpu=0:00:00.4, real=0:00:00.0, mem=376.8M) ***
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3 INVX8
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 CLKBUF2 BUFX4 CLKBUF3 INVX8 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=376.8M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=376.8M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.129878(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=4(ohm) viaCap=0.129878(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=4(ohm) viaCap=0.158892(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=376.8M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (0) instances, and (0) nets in Clock clks.clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=376.8M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
*** 262 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clks.clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 376.809M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=376.8M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 376.809M)

Start to trace clock trees ...
*** Begin Tracer (mem=376.8M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=376.8M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:00.0, mem=376.8M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=376.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 263 nets with 1 extra space.
routingBox: (0 0) (1430350 1430000)
coreBox:    (20000 20000) (1410350 1410000)
Number of multi-gpin terms=6709, multi-gpins=18997, moved blk term=0/0

Phase 1a route (0:00:00.2 378.2M):
Est net length = 1.758e+06um = 8.509e+05H + 9.068e+05V
Usage: (24.7%H 27.8%V) = (1.002e+06um 1.625e+06um) = (249358 162539)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 10 = 0 (0.00% H) + 10 (0.02% V)

Phase 1b route (0:00:00.1 378.2M):
Usage: (24.6%H 27.8%V) = (9.998e+05um 1.625e+06um) = (248794 162538)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1c route (0:00:00.1 378.2M):
Usage: (24.6%H 27.8%V) = (9.973e+05um 1.624e+06um) = (248162 162415)
Overflow: 4 = 0 (0.00% H) + 4 (0.01% V)

Phase 1d route (0:00:00.1 378.2M):
Usage: (24.6%H 27.8%V) = (9.973e+05um 1.624e+06um) = (248163 162416)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1e route (0:00:00.1 378.2M):
Usage: (24.6%H 27.8%V) = (9.973e+05um 1.624e+06um) = (248165 162418)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.1 378.2M):
Usage: (24.6%H 27.8%V) = (9.973e+05um 1.624e+06um) = (248165 162418)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	20	 0.04%
  1:	0	 0.00%	124	 0.25%
  2:	0	 0.00%	310	 0.61%
  3:	1	 0.00%	963	 1.91%
  4:	40	 0.08%	3044	 6.03%
  5:	80	 0.16%	4161	 8.24%
  6:	125	 0.25%	4910	 9.73%
  7:	273	 0.54%	5506	10.91%
  8:	534	 1.06%	7330	14.52%
  9:	888	 1.76%	7129	14.12%
 10:	1558	 3.09%	5324	10.55%
 11:	2330	 4.62%	4298	 8.51%
 12:	3486	 6.91%	2977	 5.90%
 13:	4942	 9.79%	2758	 5.46%
 14:	5955	11.80%	1453	 2.88%
 15:	6820	13.51%	152	 0.30%
 16:	6670	13.21%	17	 0.03%
 17:	5942	11.77%	0	 0.00%
 18:	4996	 9.90%	1	 0.00%
 19:	2885	 5.72%	0	 0.00%
 20:	2954	 5.85%	2	 0.00%


Global route (cpu=0.5s real=1.0s 378.2M)
Phase 1l route (0:00:00.5 376.8M):


*** After '-updateRemainTrks' operation: 

Usage: (26.3%H 31.0%V) = (1.068e+06um 1.812e+06um) = (265768 181245)
Overflow: 41 = 0 (0.00% H) + 41 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.01%
 -1:	0	 0.00%	35	 0.07%
--------------------------------------
  0:	1	 0.00%	142	 0.28%
  1:	2	 0.00%	380	 0.75%
  2:	12	 0.02%	1065	 2.11%
  3:	26	 0.05%	2401	 4.76%
  4:	53	 0.10%	3779	 7.49%
  5:	139	 0.28%	4248	 8.42%
  6:	199	 0.39%	4187	 8.29%
  7:	392	 0.78%	4603	 9.12%
  8:	701	 1.39%	6736	13.34%
  9:	1157	 2.29%	6722	13.32%
 10:	1908	 3.78%	5028	 9.96%
 11:	2796	 5.54%	4017	 7.96%
 12:	3961	 7.85%	2969	 5.88%
 13:	5246	10.39%	2697	 5.34%
 14:	6068	12.02%	1293	 2.56%
 15:	6553	12.98%	153	 0.30%
 16:	6275	12.43%	17	 0.03%
 17:	5336	10.57%	0	 0.00%
 18:	4466	 8.85%	1	 0.00%
 19:	2488	 4.93%	0	 0.00%
 20:	2700	 5.35%	2	 0.00%



*** Completed Phase 1 route (0:00:01.1 376.8M) ***


Total length: 1.822e+06um, number of vias: 173502
M1(H) length: 0.000e+00um, number of vias: 73839
M2(V) length: 3.017e+05um, number of vias: 64501
M3(H) length: 6.632e+05um, number of vias: 30607
M4(V) length: 5.776e+05um, number of vias: 3380
M5(H) length: 1.924e+05um, number of vias: 1175
M6(V) length: 8.691e+04um
*** Completed Phase 2 route (0:00:00.7 376.8M) ***

*** Finished all Phases (cpu=0:00:01.9 mem=376.8M) ***
Peak Memory Usage was 382.2M 
*** Finished trialRoute (cpu=0:00:02.0 mem=376.8M) ***

Extraction called for design 'eth_tx' of instances=22822 and nets=25208 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 376.809M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -15.227 | -15.227 | -4.462  | -5.483  | -2.231  |   N/A   |
|           TNS (ns):| -9747.0 | -8990.9 | -4172.8 |-556.700 |-107.279 |   N/A   |
|    Violating Paths:|  3296   |  3002   |  1770   |   294   |   82    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     61 (61)      |   -1.633   |     61 (61)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.399%
Routing Overflow: 0.00% H and 0.08% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 4.85 sec
Total Real time: 5.0 sec
Total Memory Usage: 379.679688 Mbytes
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> setNanoRouteMode -routeAllowPowerGroundPin true
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal6 -crossoverViaTopLayer metal6 -targetViaBottomLayer metal1 -nets { gnd vdd }
*** Begin SPECIAL ROUTE on Sun Nov  6 02:25:45 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_diff/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.87Ghz)

Begin option processing ...
(from .sroute_3744.conf) srouteConnectPowerBump set to false
(from .sroute_3744.conf) routeSelectNet set to "gnd vdd"
(from .sroute_3744.conf) routeSpecial set to true
(from .sroute_3744.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_3744.conf) srouteFollowCorePinEnd set to 3
(from .sroute_3744.conf) srouteFollowPadPin set to true
(from .sroute_3744.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_3744.conf) sroutePadPinAllPorts set to true
(from .sroute_3744.conf) sroutePreserveExistingRoutes set to true
(from .sroute_3744.conf) srouteTopLayerLimit set to 6
(from .sroute_3744.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 583.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 6 routing layers, 0 overlap layer
Read in 33 macros, 25 used
Read in 22822 components
  22822 core components: 0 unplaced, 18994 placed, 3828 fixed
Read in 1208 physical pins
  1208 physical pins: 0 unplaced, 1208 placed, 0 fixed
Read in 56 logical pins
Read in 1192 nets
Read in 2 special nets, 2 routed
Read in 1208 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 595.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1208 io pins ...
 Updating DB with 9 via definition ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.14 megs
sroute: Total Peak Memory used = 382.04 megs
<CMD> trialRoute -maxRouteLayer 6
*** Starting trialRoute (mem=382.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 6 -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 263 nets with 1 extra space.
routingBox: (0 0) (1430350 1430000)
coreBox:    (20000 20000) (1410350 1410000)
Number of multi-gpin terms=6709, multi-gpins=18997, moved blk term=0/0

Phase 1a route (0:00:00.2 386.1M):
Est net length = 1.758e+06um = 8.509e+05H + 9.068e+05V
Usage: (24.7%H 27.8%V) = (1.002e+06um 1.625e+06um) = (249358 162539)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 10 = 0 (0.00% H) + 10 (0.02% V)

Phase 1b route (0:00:00.1 387.4M):
Usage: (24.6%H 27.8%V) = (9.998e+05um 1.625e+06um) = (248794 162538)
Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)

Phase 1c route (0:00:00.1 387.4M):
Usage: (24.6%H 27.8%V) = (9.973e+05um 1.624e+06um) = (248162 162415)
Overflow: 4 = 0 (0.00% H) + 4 (0.01% V)

Phase 1d route (0:00:00.1 387.4M):
Usage: (24.6%H 27.8%V) = (9.973e+05um 1.624e+06um) = (248163 162416)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1e route (0:00:00.1 388.2M):
Usage: (24.6%H 27.8%V) = (9.973e+05um 1.624e+06um) = (248165 162418)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.1 388.2M):
Usage: (24.6%H 27.8%V) = (9.973e+05um 1.624e+06um) = (248165 162418)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	20	 0.04%
  1:	0	 0.00%	124	 0.25%
  2:	0	 0.00%	310	 0.61%
  3:	1	 0.00%	963	 1.91%
  4:	40	 0.08%	3044	 6.03%
  5:	80	 0.16%	4161	 8.24%
  6:	125	 0.25%	4910	 9.73%
  7:	273	 0.54%	5506	10.91%
  8:	534	 1.06%	7330	14.52%
  9:	888	 1.76%	7129	14.12%
 10:	1558	 3.09%	5324	10.55%
 11:	2330	 4.62%	4298	 8.51%
 12:	3486	 6.91%	2977	 5.90%
 13:	4942	 9.79%	2758	 5.46%
 14:	5955	11.80%	1453	 2.88%
 15:	6820	13.51%	152	 0.30%
 16:	6670	13.21%	17	 0.03%
 17:	5942	11.77%	0	 0.00%
 18:	4996	 9.90%	1	 0.00%
 19:	2885	 5.72%	0	 0.00%
 20:	2954	 5.85%	2	 0.00%


Global route (cpu=0.6s real=1.0s 386.9M)
Phase 1l route (0:00:00.6 385.5M):


*** After '-updateRemainTrks' operation: 

Usage: (26.3%H 31.0%V) = (1.068e+06um 1.812e+06um) = (265768 181245)
Overflow: 41 = 0 (0.00% H) + 41 (0.08% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.01%
 -1:	0	 0.00%	35	 0.07%
--------------------------------------
  0:	1	 0.00%	142	 0.28%
  1:	2	 0.00%	380	 0.75%
  2:	12	 0.02%	1065	 2.11%
  3:	26	 0.05%	2401	 4.76%
  4:	53	 0.10%	3779	 7.49%
  5:	139	 0.28%	4248	 8.42%
  6:	199	 0.39%	4187	 8.29%
  7:	392	 0.78%	4603	 9.12%
  8:	701	 1.39%	6736	13.34%
  9:	1157	 2.29%	6722	13.32%
 10:	1908	 3.78%	5028	 9.96%
 11:	2796	 5.54%	4017	 7.96%
 12:	3961	 7.85%	2969	 5.88%
 13:	5246	10.39%	2697	 5.34%
 14:	6068	12.02%	1293	 2.56%
 15:	6553	12.98%	153	 0.30%
 16:	6275	12.43%	17	 0.03%
 17:	5336	10.57%	0	 0.00%
 18:	4466	 8.85%	1	 0.00%
 19:	2488	 4.93%	0	 0.00%
 20:	2700	 5.35%	2	 0.00%



*** Completed Phase 1 route (0:00:01.3 382.6M) ***


Total length: 1.822e+06um, number of vias: 173502
M1(H) length: 0.000e+00um, number of vias: 73839
M2(V) length: 3.017e+05um, number of vias: 64501
M3(H) length: 6.632e+05um, number of vias: 30607
M4(V) length: 5.776e+05um, number of vias: 3380
M5(H) length: 1.924e+05um, number of vias: 1175
M6(V) length: 8.691e+04um
*** Completed Phase 2 route (0:00:00.8 382.0M) ***

*** Finished all Phases (cpu=0:00:02.2 mem=382.0M) ***
Peak Memory Usage was 390.9M 
*** Finished trialRoute (cpu=0:00:02.3 mem=382.0M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=373.0M, init mem=373.0M)
*info: Placed = 18994
*info: Unplaced = 0
Placement Density:79.40%(1358808/1711368)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=373.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=373.0M) ***

globalDetailRoute

#Start globalDetailRoute on Sun Nov  6 02:26:21 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Nov  6 02:26:22 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov  6 02:26:22 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       21609      82.78%
#  Metal 2        V       21609       3.49%
#  Metal 3        H       21609       0.00%
#  Metal 4        V       21609       0.00%
#  Metal 5        H       21609       0.00%
#  Metal 6        V       21609       0.00%
#  ------------------------------------------
#  Total                 129654      14.38%
#
#  263 nets (1.04%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 411.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 413.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 413.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 414.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   2478(11.9%)    209(1.00%)     53(0.25%)      5(0.02%)   (13.1%)
#   Metal 3     47(0.22%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.22%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      4(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 6      1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   2530(2.13%)    209(0.18%)     53(0.04%)      5(0.00%)   (2.36%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 263
#Total wire length = 1903343 um.
#Total half perimeter of net bounding box = 1610467 um.
#Total wire length on LAYER metal1 = 731 um.
#Total wire length on LAYER metal2 = 300224 um.
#Total wire length on LAYER metal3 = 567414 um.
#Total wire length on LAYER metal4 = 518317 um.
#Total wire length on LAYER metal5 = 356349 um.
#Total wire length on LAYER metal6 = 160307 um.
#Total number of vias = 142383
#Up-Via Summary (total 142383):
#           
#-----------------------
#  Metal 1        58628
#  Metal 2        51130
#  Metal 3        21980
#  Metal 4         7647
#  Metal 5         2998
#-----------------------
#                142383 
#
#Max overcon = 7 tracks.
#Total overcon = 2.36%.
#Worst layer Gcell overcon rate = 0.22%.
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 4.00 (Mb)
#Total memory = 389.00 (Mb)
#Peak memory = 425.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 126
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 397.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 40
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 397.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 28
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 27
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 26
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 397.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 397.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 397.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 397.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 397.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 397.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 397.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 397.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 263
#Total wire length = 1873774 um.
#Total half perimeter of net bounding box = 1610467 um.
#Total wire length on LAYER metal1 = 47726 um.
#Total wire length on LAYER metal2 = 348941 um.
#Total wire length on LAYER metal3 = 528512 um.
#Total wire length on LAYER metal4 = 464687 um.
#Total wire length on LAYER metal5 = 324862 um.
#Total wire length on LAYER metal6 = 159046 um.
#Total number of vias = 182304
#Up-Via Summary (total 182304):
#           
#-----------------------
#  Metal 1        73273
#  Metal 2        69254
#  Metal 3        28694
#  Metal 4         8203
#  Metal 5         2880
#-----------------------
#                182304 
#
#Total number of DRC violations = 23
#Total number of violations on LAYER metal1 = 7
#Total number of violations on LAYER metal2 = 16
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:40
#Elapsed time = 00:00:40
#Increased memory = 0.00 (Mb)
#Total memory = 389.00 (Mb)
#Peak memory = 431.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 21
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 389.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 20
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 392.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 20
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 389.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:18
#Elapsed time = 00:00:20
#Increased memory = 0.00 (Mb)
#Total memory = 389.00 (Mb)
#Peak memory = 431.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 263
#Total wire length = 1873705 um.
#Total half perimeter of net bounding box = 1610467 um.
#Total wire length on LAYER metal1 = 47726 um.
#Total wire length on LAYER metal2 = 349528 um.
#Total wire length on LAYER metal3 = 528581 um.
#Total wire length on LAYER metal4 = 465236 um.
#Total wire length on LAYER metal5 = 324698 um.
#Total wire length on LAYER metal6 = 157936 um.
#Total number of vias = 182288
#Up-Via Summary (total 182288):
#           
#-----------------------
#  Metal 1        73272
#  Metal 2        69280
#  Metal 3        28688
#  Metal 4         8185
#  Metal 5         2863
#-----------------------
#                182288 
#
#Total number of DRC violations = 20
#Total number of violations on LAYER metal1 = 6
#Total number of violations on LAYER metal2 = 14
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:59
#Elapsed time = 00:01:00
#Increased memory = 0.00 (Mb)
#Total memory = 389.00 (Mb)
#Peak memory = 431.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:12
#Elapsed time = 00:01:14
#Increased memory = 15.00 (Mb)
#Total memory = 388.00 (Mb)
#Peak memory = 431.00 (Mb)
#Number of warnings = 27
#Total number of warnings = 55
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov  6 02:27:35 2016
#
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 388.9M **
#Created 34 library cell signatures
#Created 25208 NETS and 0 SPECIALNETS signatures
#Created 22823 instance signatures
Begin checking placement ... (start mem=397.9M, init mem=396.9M)
*info: Placed = 18994
*info: Unplaced = 0
Placement Density:79.40%(1358808/1711368)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=396.9M)
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'eth_tx' of instances=22822 and nets=25208 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_GcHqab_3744.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 396.9M)
Creating parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for storing RC.
Extracted 10.0007% (CPU Time= 0:00:00.2  MEM= 396.9M)
Extracted 20.0008% (CPU Time= 0:00:00.2  MEM= 396.9M)
Extracted 30.0009% (CPU Time= 0:00:00.3  MEM= 396.9M)
Extracted 40.0009% (CPU Time= 0:00:00.4  MEM= 396.9M)
Extracted 50.001% (CPU Time= 0:00:00.4  MEM= 396.9M)
Extracted 60.0011% (CPU Time= 0:00:00.5  MEM= 396.9M)
Extracted 70.0011% (CPU Time= 0:00:00.6  MEM= 396.9M)
Extracted 80.0012% (CPU Time= 0:00:00.6  MEM= 396.9M)
Extracted 90.0013% (CPU Time= 0:00:00.8  MEM= 396.9M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 396.9M)
Nr. Extracted Resistors     : 334797
Nr. Extracted Ground Cap.   : 358216
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 396.867M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 396.9M, InitMEM = 396.9M)
Number of Loop : 0
Start delay calculation (mem=396.867M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 405.6M)
Closing parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq'. 23421 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=405.766M 14)
*** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 405.8M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -16.847 |
|           TNS (ns):|-11099.6 |
|    Violating Paths:|  3335   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     65 (65)      |   -1.750   |     65 (65)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.399%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 405.8M **
*info: Start fixing DRV (Mem = 405.77M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (405.8M)
*info: 263 clock nets excluded
*info: 2 special nets excluded.
*info: 1732 no-driver nets excluded.
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.793989
Start fixing design rules ... (0:00:00.2 405.8M)
Topological Sorting (CPU = 0:00:00.0, MEM = 405.7M, InitMEM = 405.7M)
Number of Loop : 0
Done fixing design rule (0:00:11.3 407.9M)

Summary:
78 buffers added on 78 nets (with 0 driver resized)

Density after buffering = 0.795490
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.9   mem=407.9M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:12.3 407.9M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (407.9M)
*info: 263 clock nets excluded
*info: 2 special nets excluded.
*info: 1732 no-driver nets excluded.
Start fixing design rules ... (0:00:00.1 407.9M)
Done fixing design rule (0:00:00.4 407.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.795490
*** Completed dpFixDRCViolation (0:00:00.4 407.9M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:13, Mem = 407.92M).

------------------------------------------------------------
     Summary (cpu=0.21min real=0.22min mem=407.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.937  |
|           TNS (ns):| -3733.5 |
|    Violating Paths:|  3207   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.549%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 407.9M **
*** Timing NOT met, worst failing slack is -2.937
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -2.937
*** Check timing (0:00:00.0)
Info: 263 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=407.9M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 79.549%
total 23347 net, 56 ipo_ignored
total 71168 term, 0 ipo_ignored
total 19334 comb inst, 262 fixed, 0 dont_touch, 0 no_footp
total 3566 seq inst, 3566 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -2.937ns, TNS = -3733.546ns (cpu=0:00:00.5 mem=412.9M)

Iter 0 ...

Collected 12703 nets for fixing
Evaluate 776(48) resize, Select 17 cand. (cpu=0:00:01.1 mem=413.1M)

Commit 7 cand, 5 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.1 mem=413.1M)

Calc. DC (cpu=0:00:01.2 mem=413.1M) ***

Estimated WNS = -2.428ns, TNS = -3406.353ns (cpu=0:00:01.4 mem=413.1M)

Iter 1 ...

Collected 12703 nets for fixing
Evaluate 750(99) resize, Select 27 cand. (cpu=0:00:02.1 mem=413.2M)

Commit 13 cand, 4 upSize, 0 downSize, 9 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.1 mem=413.1M)

Calc. DC (cpu=0:00:02.2 mem=413.1M) ***

Estimated WNS = -2.415ns, TNS = -3342.353ns (cpu=0:00:02.4 mem=413.1M)

Iter 2 ...

Collected 12643 nets for fixing
Evaluate 754(73) resize, Select 22 cand. (cpu=0:00:03.1 mem=413.2M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.1 mem=413.1M)

Calc. DC (cpu=0:00:03.1 mem=413.1M) ***

Estimated WNS = -2.415ns, TNS = -3342.353ns (cpu=0:00:03.2 mem=413.1M)

Calc. DC (cpu=0:00:03.2 mem=413.1M) ***
*summary:     20 instances changed cell type
density after = 79.559%

*** Finish Post Route Setup Fixing (cpu=0:00:03.3 mem=407.9M) ***

Info: 263 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=407.9M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 79.559%
total 23347 net, 56 ipo_ignored
total 71168 term, 0 ipo_ignored
total 19334 comb inst, 262 fixed, 0 dont_touch, 0 no_footp
total 3566 seq inst, 3566 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -2.415ns, TNS = -3342.353ns (cpu=0:00:00.4 mem=413.3M)

Iter 0 ...

Collected 12643 nets for fixing
Evaluate 754(73) resize, Select 22 cand. (cpu=0:00:01.1 mem=413.5M)
Evaluate 21(946) addBuf, Select 11 cand. (cpu=0:00:05.8 mem=413.5M)
Evaluate 15(15) delBuf, Select 1 cand. (cpu=0:00:05.9 mem=413.6M)

Commit 3 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:05.9 mem=413.6M)

Calc. DC (cpu=0:00:06.0 mem=413.6M) ***

Estimated WNS = -2.154ns, TNS = -3187.788ns (cpu=0:00:06.2 mem=413.6M)

Iter 1 ...

Collected 12625 nets for fixing
Evaluate 795(92) resize, Select 22 cand. (cpu=0:00:06.9 mem=413.6M)
Evaluate 21(374) addBuf, Select 13 cand. (cpu=0:00:07.9 mem=413.6M)
Evaluate 30(30) delBuf, Select 0 cand. (cpu=0:00:08.1 mem=413.6M)

Commit 11 cand, 2 upSize, 0 downSize, 3 sameSize, 6 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.1 mem=413.6M)

Calc. DC (cpu=0:00:08.2 mem=413.6M) ***

Estimated WNS = -1.983ns, TNS = -3139.133ns (cpu=0:00:08.4 mem=413.6M)

Iter 2 ...

Collected 12615 nets for fixing
Evaluate 751(74) resize, Select 32 cand. (cpu=0:00:09.0 mem=413.7M)
Evaluate 21(721) addBuf, Select 10 cand. (cpu=0:00:12.0 mem=413.7M)
Evaluate 43(43) delBuf, Select 0 cand. (cpu=0:00:12.2 mem=413.7M)

Commit 7 cand, 2 upSize, 0 downSize, 2 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.2 mem=413.6M)

Calc. DC (cpu=0:00:12.3 mem=413.6M) ***

Estimated WNS = -1.901ns, TNS = -2993.333ns (cpu=0:00:12.5 mem=413.6M)

Iter 3 ...

Collected 12614 nets for fixing
Evaluate 756(81) resize, Select 18 cand. (cpu=0:00:13.2 mem=413.7M)
Evaluate 21(366) addBuf, Select 10 cand. (cpu=0:00:14.8 mem=413.8M)
Evaluate 50(50) delBuf, Select 0 cand. (cpu=0:00:15.1 mem=413.8M)

Commit 13 cand, 1 upSize, 2 downSize, 5 sameSize, 5 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:15.1 mem=413.8M)

Calc. DC (cpu=0:00:15.2 mem=413.8M) ***

Estimated WNS = -1.776ns, TNS = -2890.378ns (cpu=0:00:15.4 mem=413.8M)

Iter 4 ...

Collected 12620 nets for fixing
Evaluate 757(83) resize, Select 32 cand. (cpu=0:00:16.1 mem=413.9M)
Evaluate 21(410) addBuf, Select 12 cand. (cpu=0:00:16.7 mem=413.9M)
Evaluate 58(58) delBuf, Select 0 cand. (cpu=0:00:17.0 mem=413.9M)

Commit 8 cand, 2 upSize, 2 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:17.0 mem=413.8M)

Calc. DC (cpu=0:00:17.1 mem=413.8M) ***

Estimated WNS = -1.746ns, TNS = -2859.588ns (cpu=0:00:17.3 mem=413.8M)

Iter 5 ...

Collected 12595 nets for fixing
Evaluate 768(68) resize, Select 10 cand. (cpu=0:00:18.0 mem=413.9M)
Evaluate 21(340) addBuf, Select 8 cand. (cpu=0:00:18.9 mem=413.9M)
Evaluate 62(62) delBuf, Select 1 cand. (cpu=0:00:19.3 mem=413.9M)

Commit 6 cand, 0 upSize, 1 downSize, 1 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:19.3 mem=413.9M)

Calc. DC (cpu=0:00:19.4 mem=413.9M) ***

Estimated WNS = -1.612ns, TNS = -2744.237ns (cpu=0:00:19.6 mem=413.9M)

Iter 6 ...

Collected 12561 nets for fixing
Evaluate 767(80) resize, Select 29 cand. (cpu=0:00:20.3 mem=414.0M)
Evaluate 21(512) addBuf, Select 9 cand. (cpu=0:00:23.5 mem=414.0M)
Evaluate 65(65) delBuf, Select 0 cand. (cpu=0:00:23.8 mem=414.0M)

Commit 8 cand, 2 upSize, 1 downSize, 1 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:23.8 mem=413.9M)

Calc. DC (cpu=0:00:23.9 mem=414.0M) ***

Estimated WNS = -1.526ns, TNS = -2654.488ns (cpu=0:00:24.2 mem=414.0M)

Iter 7 ...

Collected 12560 nets for fixing
Evaluate 750(96) resize, Select 18 cand. (cpu=0:00:25.0 mem=414.1M)
Evaluate 21(441) addBuf, Select 10 cand. (cpu=0:00:26.8 mem=414.1M)
Evaluate 73(73) delBuf, Select 0 cand. (cpu=0:00:27.2 mem=414.1M)

Commit 10 cand, 2 upSize, 1 downSize, 1 sameSize, 6 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:27.2 mem=414.0M)

Calc. DC (cpu=0:00:27.3 mem=414.1M) ***

Estimated WNS = -1.515ns, TNS = -2591.928ns (cpu=0:00:27.5 mem=414.1M)

Iter 8 ...

Collected 12526 nets for fixing
Evaluate 754(89) resize, Select 38 cand. (cpu=0:00:28.3 mem=414.2M)
Evaluate 21(643) addBuf, Select 11 cand. (cpu=0:00:29.7 mem=414.2M)
Evaluate 77(77) delBuf, Select 2 cand. (cpu=0:00:30.1 mem=414.2M)

Commit 14 cand, 4 upSize, 2 downSize, 1 sameSize, 5 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:30.1 mem=414.2M)

Calc. DC (cpu=0:00:30.2 mem=414.2M) ***

Estimated WNS = -1.441ns, TNS = -2559.537ns (cpu=0:00:30.4 mem=414.2M)

Iter 9 ...

Collected 12433 nets for fixing
Evaluate 814(69) resize, Select 17 cand. (cpu=0:00:31.2 mem=414.3M)
Evaluate 21(197) addBuf, Select 5 cand. (cpu=0:00:31.5 mem=414.3M)
Evaluate 80(80) delBuf, Select 5 cand. (cpu=0:00:31.9 mem=414.3M)

Commit 11 cand, 4 upSize, 0 downSize, 0 sameSize, 2 addBuf, 5 delBuf, 0 pinSwap (cpu=0:00:31.9 mem=414.3M)

Calc. DC (cpu=0:00:32.1 mem=414.3M) ***

Estimated WNS = -1.400ns, TNS = -2552.299ns (cpu=0:00:32.3 mem=414.3M)

Iter 10 ...

Collected 12371 nets for fixing
Evaluate 758(299) resize, Select 14 cand. (cpu=0:00:33.0 mem=414.4M)
Evaluate 21(640) addBuf, Select 7 cand. (cpu=0:00:35.5 mem=414.4M)
Evaluate 78(78) delBuf, Select 0 cand. (cpu=0:00:35.9 mem=414.4M)

Commit 4 cand, 2 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:35.9 mem=414.3M)

Calc. DC (cpu=0:00:36.0 mem=414.3M) ***

Estimated WNS = -1.371ns, TNS = -2524.216ns (cpu=0:00:36.2 mem=414.3M)

Iter 11 ...

Collected 12355 nets for fixing
Evaluate 750(80) resize, Select 18 cand. (cpu=0:00:37.1 mem=414.4M)
Evaluate 21(580) addBuf, Select 16 cand. (cpu=0:00:40.4 mem=414.5M)
Evaluate 81(81) delBuf, Select 0 cand. (cpu=0:00:40.8 mem=414.5M)

Commit 8 cand, 2 upSize, 0 downSize, 1 sameSize, 5 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:40.8 mem=414.6M)

Calc. DC (cpu=0:00:40.9 mem=414.6M) ***

Estimated WNS = -1.344ns, TNS = -2455.830ns (cpu=0:00:41.1 mem=414.6M)

Iter 12 ...

Collected 12223 nets for fixing
Evaluate 750(60) resize, Select 29 cand. (cpu=0:00:41.7 mem=414.6M)
Evaluate 21(716) addBuf, Select 7 cand. (cpu=0:00:43.2 mem=414.6M)
Evaluate 85(85) delBuf, Select 1 cand. (cpu=0:00:43.6 mem=414.7M)

Commit 4 cand, 0 upSize, 0 downSize, 0 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:43.6 mem=414.6M)

Calc. DC (cpu=0:00:43.6 mem=414.6M) ***

Estimated WNS = -1.335ns, TNS = -2453.824ns (cpu=0:00:43.8 mem=414.6M)

Iter 13 ...

Collected 12200 nets for fixing
Evaluate 750(60) resize, Select 11 cand. (cpu=0:00:44.4 mem=414.7M)
Evaluate 21(300) addBuf, Select 6 cand. (cpu=0:00:45.7 mem=414.7M)
Evaluate 86(86) delBuf, Select 1 cand. (cpu=0:00:46.1 mem=414.7M)

Commit 8 cand, 0 upSize, 1 downSize, 1 sameSize, 5 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:46.1 mem=414.7M)

Calc. DC (cpu=0:00:46.2 mem=414.7M) ***

Estimated WNS = -1.329ns, TNS = -2420.026ns (cpu=0:00:46.4 mem=414.7M)

Iter 14 ...

Collected 12185 nets for fixing
Evaluate 751(72) resize, Select 25 cand. (cpu=0:00:47.0 mem=414.8M)
Evaluate 21(569) addBuf, Select 6 cand. (cpu=0:00:48.4 mem=414.8M)
Evaluate 90(90) delBuf, Select 0 cand. (cpu=0:00:48.8 mem=414.8M)

Commit 8 cand, 4 upSize, 0 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:48.9 mem=414.8M)

Calc. DC (cpu=0:00:48.9 mem=414.8M) ***

Estimated WNS = -1.305ns, TNS = -2372.720ns (cpu=0:00:49.1 mem=414.8M)
*summary:     53 instances changed cell type
density after = 79.662%

*** Finish Post Route Setup Fixing (cpu=0:00:49.2 mem=414.8M) ***

*** Timing NOT met, worst failing slack is -1.305
*** Check timing (0:00:00.0)
Info: 263 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=414.8M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 79.662%
total 23395 net, 56 ipo_ignored
total 71264 term, 0 ipo_ignored
total 19382 comb inst, 262 fixed, 0 dont_touch, 0 no_footp
total 3566 seq inst, 3566 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.305ns, TNS = -2372.720ns (cpu=0:00:00.4 mem=414.8M)

Iter 0 ...

Collected 12104 nets for fixing
Evaluate 750(69) resize, Select 28 cand. (cpu=0:00:01.3 mem=414.8M)

Commit 7 cand, 5 upSize, 2 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.3 mem=414.8M)

Calc. DC (cpu=0:00:01.3 mem=414.8M) ***

Estimated WNS = -1.305ns, TNS = -2368.238ns (cpu=0:00:01.6 mem=414.8M)

Iter 1 ...

Collected 11972 nets for fixing
Evaluate 763(123) resize, Select 13 cand. (cpu=0:00:03.0 mem=414.8M)

Commit 3 cand, 0 upSize, 2 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.0 mem=414.8M)

Calc. DC (cpu=0:00:03.0 mem=414.8M) ***

Estimated WNS = -1.305ns, TNS = -2362.777ns (cpu=0:00:03.3 mem=414.8M)

Calc. DC (cpu=0:00:03.3 mem=414.8M) ***
*summary:     10 instances changed cell type
density after = 79.666%

*** Finish Post Route Setup Fixing (cpu=0:00:03.3 mem=414.8M) ***

Info: 263 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=414.8M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 79.666%
total 23395 net, 56 ipo_ignored
total 71264 term, 0 ipo_ignored
total 19382 comb inst, 262 fixed, 0 dont_touch, 0 no_footp
total 3566 seq inst, 3566 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.305ns, TNS = -2362.777ns (cpu=0:00:00.4 mem=414.8M)

Iter 0 ...

Collected 11971 nets for fixing
Evaluate 751(68) resize, Select 27 cand. (cpu=0:00:01.1 mem=414.8M)
Evaluate 21(667) addBuf, Select 12 cand. (cpu=0:00:02.4 mem=414.8M)
Evaluate 94(94) delBuf, Select 0 cand. (cpu=0:00:02.9 mem=414.8M)

Commit 6 cand, 1 upSize, 0 downSize, 0 sameSize, 5 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.9 mem=414.8M)

Calc. DC (cpu=0:00:03.0 mem=414.8M) ***

Estimated WNS = -1.296ns, TNS = -2322.283ns (cpu=0:00:03.2 mem=414.8M)

Iter 1 ...

Collected 11934 nets for fixing
Evaluate 753(77) resize, Select 13 cand. (cpu=0:00:03.7 mem=414.8M)
Evaluate 21(291) addBuf, Select 6 cand. (cpu=0:00:04.3 mem=414.8M)
Evaluate 98(98) delBuf, Select 1 cand. (cpu=0:00:04.8 mem=414.8M)

Commit 7 cand, 2 upSize, 2 downSize, 0 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:04.8 mem=414.8M)

Calc. DC (cpu=0:00:04.9 mem=414.8M) ***

Estimated WNS = -1.280ns, TNS = -2310.237ns (cpu=0:00:05.1 mem=414.8M)

Iter 2 ...

Collected 11906 nets for fixing
Evaluate 750(80) resize, Select 22 cand. (cpu=0:00:05.7 mem=414.8M)
Evaluate 21(559) addBuf, Select 9 cand. (cpu=0:00:08.1 mem=414.8M)
Evaluate 99(99) delBuf, Select 0 cand. (cpu=0:00:08.6 mem=414.8M)

Commit 5 cand, 0 upSize, 1 downSize, 1 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.6 mem=414.8M)

Calc. DC (cpu=0:00:08.6 mem=414.8M) ***

Estimated WNS = -1.267ns, TNS = -2294.932ns (cpu=0:00:08.8 mem=414.8M)

Iter 3 ...

Collected 11900 nets for fixing
Evaluate 808(85) resize, Select 16 cand. (cpu=0:00:09.5 mem=414.8M)
Evaluate 21(267) addBuf, Select 5 cand. (cpu=0:00:10.2 mem=414.8M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:10.6 mem=414.8M)

Commit 9 cand, 2 upSize, 1 downSize, 2 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:10.7 mem=414.8M)

Calc. DC (cpu=0:00:10.7 mem=414.8M) ***

Estimated WNS = -1.262ns, TNS = -2274.816ns (cpu=0:00:10.9 mem=414.8M)

Iter 4 ...

Collected 11890 nets for fixing
Evaluate 752(81) resize, Select 29 cand. (cpu=0:00:11.6 mem=414.8M)
Evaluate 21(434) addBuf, Select 6 cand. (cpu=0:00:12.3 mem=414.8M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:12.8 mem=414.8M)

Commit 10 cand, 2 upSize, 1 downSize, 2 sameSize, 3 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:12.8 mem=414.8M)

Calc. DC (cpu=0:00:12.9 mem=414.9M) ***

Estimated WNS = -1.222ns, TNS = -2265.162ns (cpu=0:00:13.1 mem=414.9M)

Iter 5 ...

Collected 11887 nets for fixing
Evaluate 792(85) resize, Select 18 cand. (cpu=0:00:13.8 mem=414.9M)
Evaluate 21(317) addBuf, Select 5 cand. (cpu=0:00:15.0 mem=414.9M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:15.5 mem=414.9M)

Commit 7 cand, 2 upSize, 0 downSize, 1 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:15.5 mem=414.9M)

Calc. DC (cpu=0:00:15.6 mem=414.9M) ***

Estimated WNS = -1.207ns, TNS = -2255.973ns (cpu=0:00:15.8 mem=414.9M)

Iter 6 ...

Collected 11860 nets for fixing
Evaluate 765(74) resize, Select 29 cand. (cpu=0:00:16.5 mem=414.9M)
Evaluate 21(836) addBuf, Select 12 cand. (cpu=0:00:20.6 mem=414.9M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:21.1 mem=414.9M)

Commit 10 cand, 3 upSize, 0 downSize, 0 sameSize, 5 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:21.1 mem=414.9M)

Calc. DC (cpu=0:00:21.2 mem=414.9M) ***

Estimated WNS = -1.194ns, TNS = -2230.842ns (cpu=0:00:21.4 mem=414.9M)

Iter 7 ...

Collected 11865 nets for fixing
Evaluate 798(72) resize, Select 23 cand. (cpu=0:00:22.0 mem=414.9M)
Evaluate 21(278) addBuf, Select 5 cand. (cpu=0:00:22.6 mem=414.9M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:23.1 mem=414.9M)

Commit 6 cand, 0 upSize, 0 downSize, 4 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:23.1 mem=414.9M)

Calc. DC (cpu=0:00:23.2 mem=414.9M) ***

Estimated WNS = -1.186ns, TNS = -2189.325ns (cpu=0:00:23.4 mem=414.9M)

Iter 8 ...

Collected 11803 nets for fixing
Evaluate 750(67) resize, Select 33 cand. (cpu=0:00:23.9 mem=414.9M)
Evaluate 21(815) addBuf, Select 7 cand. (cpu=0:00:27.0 mem=414.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:27.5 mem=414.9M)

Commit 9 cand, 1 upSize, 2 downSize, 2 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:27.5 mem=414.9M)

Calc. DC (cpu=0:00:27.6 mem=414.9M) ***

Estimated WNS = -1.161ns, TNS = -2176.616ns (cpu=0:00:27.8 mem=414.9M)

Iter 9 ...

Collected 11807 nets for fixing
Evaluate 750(73) resize, Select 18 cand. (cpu=0:00:28.4 mem=414.9M)
Evaluate 21(243) addBuf, Select 6 cand. (cpu=0:00:28.9 mem=414.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:29.4 mem=414.9M)

Commit 11 cand, 1 upSize, 5 downSize, 1 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:29.4 mem=414.9M)

Calc. DC (cpu=0:00:29.4 mem=414.9M) ***

Estimated WNS = -1.151ns, TNS = -2176.717ns (cpu=0:00:29.6 mem=414.9M)

Iter 10 ...

Collected 11808 nets for fixing
Evaluate 751(84) resize, Select 30 cand. (cpu=0:00:30.3 mem=414.9M)
Evaluate 21(493) addBuf, Select 8 cand. (cpu=0:00:31.4 mem=414.9M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:31.8 mem=414.9M)

Commit 8 cand, 2 upSize, 0 downSize, 1 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:31.8 mem=414.9M)

Calc. DC (cpu=0:00:31.9 mem=414.9M) ***

Estimated WNS = -1.138ns, TNS = -2132.573ns (cpu=0:00:32.1 mem=414.9M)

Iter 11 ...

Collected 11809 nets for fixing
Evaluate 755(82) resize, Select 18 cand. (cpu=0:00:32.9 mem=415.0M)
Evaluate 21(273) addBuf, Select 5 cand. (cpu=0:00:33.8 mem=415.0M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:34.3 mem=415.0M)

Commit 8 cand, 0 upSize, 4 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:34.3 mem=415.0M)

Calc. DC (cpu=0:00:34.4 mem=415.0M) ***

Estimated WNS = -1.133ns, TNS = -2128.178ns (cpu=0:00:34.6 mem=415.0M)

Iter 12 ...

Collected 11791 nets for fixing
Evaluate 754(80) resize, Select 27 cand. (cpu=0:00:35.3 mem=415.1M)
Evaluate 21(608) addBuf, Select 6 cand. (cpu=0:00:37.7 mem=415.1M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:38.2 mem=415.1M)

Commit 8 cand, 3 upSize, 1 downSize, 2 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:38.2 mem=415.1M)

Calc. DC (cpu=0:00:38.2 mem=415.1M) ***

Estimated WNS = -1.126ns, TNS = -2133.015ns (cpu=0:00:38.4 mem=415.1M)

Iter 13 ...

Collected 11765 nets for fixing
Evaluate 750(70) resize, Select 13 cand. (cpu=0:00:39.1 mem=415.2M)
Evaluate 21(313) addBuf, Select 7 cand. (cpu=0:00:39.8 mem=415.2M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:40.3 mem=415.2M)

Commit 3 cand, 1 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:40.3 mem=415.1M)

Calc. DC (cpu=0:00:40.4 mem=415.1M) ***

Estimated WNS = -1.120ns, TNS = -2133.412ns (cpu=0:00:40.6 mem=415.1M)

Iter 14 ...

Collected 11767 nets for fixing
Evaluate 759(73) resize, Select 25 cand. (cpu=0:00:41.2 mem=415.2M)
Evaluate 21(786) addBuf, Select 8 cand. (cpu=0:00:43.9 mem=415.3M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:44.4 mem=415.3M)

Commit 4 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:44.4 mem=415.3M)

Calc. DC (cpu=0:00:44.5 mem=415.3M) ***

Estimated WNS = -1.117ns, TNS = -2125.844ns (cpu=0:00:44.7 mem=415.3M)
*summary:     53 instances changed cell type
density after = 79.741%

*** Finish Post Route Setup Fixing (cpu=0:00:44.7 mem=415.3M) ***

*** Timing NOT met, worst failing slack is -1.117
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:01.0
move report: preRPlace moves 140 insts, mean move: 2.66 um, max move: 20.00 um
	max move on inst (tx_crc/crcpkt1/U3845): (831.20, 1140.00) --> (831.20, 1120.00)
move report: rPlace moves 3 insts, mean move: 7.20 um, max move: 12.80 um
	max move on inst (tx_crc/crcpkt2/U2470): (1102.40, 970.00) --> (1115.20, 970.00)
move report: overall moves 141 insts, mean move: 2.77 um, max move: 20.00 um
	max move on inst (tx_crc/crcpkt1/U3845): (831.20, 1140.00) --> (831.20, 1120.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        20.00 um
  inst (tx_crc/crcpkt1/U3845) with max move: (831.2, 1140) -> (831.2, 1120)
  mean    (X+Y) =         2.77 um
Total instances moved : 141
*** cpu=0:00:01.0   mem=415.3M  mem(used)=0.0M***
Total net length = 1.538e+06 (7.239e+05 8.144e+05) (ext = 2.166e+05)
default core: bins with density >  0.75 = 28.6 % ( 56 / 196 )

------------------------------------------------------------
     Summary (cpu=1.71min real=1.70min mem=415.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.117  |
|           TNS (ns):| -2125.8 |
|    Violating Paths:|  2984   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.741%
------------------------------------------------------------
**optDesign ... cpu = 0:01:59, real = 0:02:00, mem = 415.3M **
*** Timing NOT met, worst failing slack is -1.117
*** Check timing (0:00:00.2)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.114
*** Check timing (0:00:00.4)
Working on reg2reg pathgroup
*** Timing NOT met, worst failing slack is -1.114
*** Check timing (0:00:00.0)
Info: 263 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=415.3M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 79.741%
total 23433 net, 56 ipo_ignored
total 71340 term, 0 ipo_ignored
total 19420 comb inst, 262 fixed, 0 dont_touch, 0 no_footp
total 3566 seq inst, 3566 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.114ns, TNS = -1849.917ns (cpu=0:00:00.6 mem=415.3M)

Iter 0 ...

Collected 10365 nets for fixing
Evaluate 753(71) resize, Select 22 cand. (cpu=0:00:01.2 mem=415.5M)

Commit 2 cand, 1 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.2 mem=415.5M)

Calc. DC (cpu=0:00:01.3 mem=415.5M) ***

Estimated WNS = -1.114ns, TNS = -1836.148ns (cpu=0:00:01.5 mem=415.5M)

Iter 1 ...

Collected 10349 nets for fixing
Evaluate 768(158) resize, Select 17 cand. (cpu=0:00:02.5 mem=415.6M)

Commit 7 cand, 1 upSize, 2 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.5 mem=415.5M)

Calc. DC (cpu=0:00:02.6 mem=415.5M) ***

Estimated WNS = -1.111ns, TNS = -1832.458ns (cpu=0:00:02.9 mem=415.5M)

Iter 2 ...

Collected 10341 nets for fixing
Evaluate 771(62) resize, Select 21 cand. (cpu=0:00:03.4 mem=415.5M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.4 mem=415.5M)

Calc. DC (cpu=0:00:03.5 mem=415.5M) ***

Estimated WNS = -1.111ns, TNS = -1819.237ns (cpu=0:00:03.7 mem=415.5M)

Iter 3 ...

Collected 10339 nets for fixing
Evaluate 761(140) resize, Select 10 cand. (cpu=0:00:04.7 mem=415.6M)

Commit 1 cand, 0 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.7 mem=415.5M)

Calc. DC (cpu=0:00:04.7 mem=415.5M) ***

Estimated WNS = -1.109ns, TNS = -1823.051ns (cpu=0:00:04.9 mem=415.5M)

Iter 4 ...

Collected 10339 nets for fixing
Evaluate 767(61) resize, Select 20 cand. (cpu=0:00:05.5 mem=415.6M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.5 mem=415.5M)

Calc. DC (cpu=0:00:05.5 mem=415.5M) ***

Estimated WNS = -1.109ns, TNS = -1823.051ns (cpu=0:00:05.7 mem=415.5M)

Calc. DC (cpu=0:00:05.7 mem=415.5M) ***
*summary:     11 instances changed cell type
density after = 79.739%

*** Finish Post Route Setup Fixing (cpu=0:00:05.8 mem=415.3M) ***

Info: 263 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=415.3M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 79.739%
total 23433 net, 56 ipo_ignored
total 71340 term, 0 ipo_ignored
total 19420 comb inst, 262 fixed, 0 dont_touch, 0 no_footp
total 3566 seq inst, 3566 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.109ns, TNS = -1823.051ns (cpu=0:00:00.5 mem=415.3M)

Iter 0 ...

Collected 10339 nets for fixing
Evaluate 767(61) resize, Select 20 cand. (cpu=0:00:01.0 mem=415.5M)
Evaluate 21(464) addBuf, Select 6 cand. (cpu=0:00:03.0 mem=415.5M)
Evaluate 87(87) delBuf, Select 0 cand. (cpu=0:00:03.4 mem=415.5M)

Commit 3 cand, 0 upSize, 0 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.4 mem=415.5M)

Calc. DC (cpu=0:00:03.5 mem=415.5M) ***

Estimated WNS = -1.097ns, TNS = -1819.508ns (cpu=0:00:03.7 mem=415.5M)

Iter 1 ...

Collected 10339 nets for fixing
Evaluate 772(59) resize, Select 10 cand. (cpu=0:00:04.3 mem=415.6M)
Evaluate 21(225) addBuf, Select 3 cand. (cpu=0:00:05.3 mem=415.6M)
Evaluate 89(89) delBuf, Select 0 cand. (cpu=0:00:05.8 mem=415.6M)

Commit 3 cand, 0 upSize, 1 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.8 mem=415.5M)

Calc. DC (cpu=0:00:05.8 mem=415.5M) ***

Estimated WNS = -1.078ns, TNS = -1813.987ns (cpu=0:00:06.1 mem=415.5M)

Iter 2 ...

Collected 10339 nets for fixing
Evaluate 764(59) resize, Select 17 cand. (cpu=0:00:06.7 mem=415.6M)
Evaluate 21(746) addBuf, Select 5 cand. (cpu=0:00:10.1 mem=415.6M)
Evaluate 90(90) delBuf, Select 0 cand. (cpu=0:00:10.5 mem=415.6M)

Commit 2 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.5 mem=415.5M)

Calc. DC (cpu=0:00:10.6 mem=415.5M) ***

Estimated WNS = -1.054ns, TNS = -1780.284ns (cpu=0:00:10.8 mem=415.5M)

Iter 3 ...

Collected 10327 nets for fixing
Evaluate 750(57) resize, Select 10 cand. (cpu=0:00:11.4 mem=415.6M)
Evaluate 21(428) addBuf, Select 7 cand. (cpu=0:00:13.3 mem=415.6M)
Evaluate 94(94) delBuf, Select 0 cand. (cpu=0:00:13.7 mem=415.6M)

Commit 9 cand, 3 upSize, 1 downSize, 0 sameSize, 5 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:13.7 mem=415.6M)

Calc. DC (cpu=0:00:13.8 mem=415.6M) ***

Estimated WNS = -1.045ns, TNS = -1757.393ns (cpu=0:00:14.1 mem=415.6M)

Iter 4 ...

Collected 10316 nets for fixing
Evaluate 760(71) resize, Select 16 cand. (cpu=0:00:14.7 mem=415.7M)
Evaluate 21(576) addBuf, Select 5 cand. (cpu=0:00:17.1 mem=415.7M)
Evaluate 99(99) delBuf, Select 1 cand. (cpu=0:00:17.6 mem=415.7M)

Commit 9 cand, 2 upSize, 4 downSize, 0 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:17.6 mem=415.6M)

Calc. DC (cpu=0:00:17.7 mem=415.7M) ***

Estimated WNS = -1.040ns, TNS = -1738.319ns (cpu=0:00:17.9 mem=415.7M)

Iter 5 ...

Collected 10260 nets for fixing
Evaluate 750(70) resize, Select 11 cand. (cpu=0:00:18.6 mem=415.8M)
Evaluate 21(332) addBuf, Select 4 cand. (cpu=0:00:20.0 mem=415.8M)
Evaluate 100(100) delBuf, Select 0 cand. (cpu=0:00:20.5 mem=415.8M)

Commit 5 cand, 0 upSize, 2 downSize, 1 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:20.5 mem=415.8M)

Calc. DC (cpu=0:00:20.6 mem=415.8M) ***

Estimated WNS = -1.037ns, TNS = -1734.707ns (cpu=0:00:20.8 mem=415.8M)

Iter 6 ...

Collected 10262 nets for fixing
Evaluate 755(89) resize, Select 17 cand. (cpu=0:00:21.6 mem=415.9M)
Evaluate 21(435) addBuf, Select 3 cand. (cpu=0:00:23.4 mem=415.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:23.8 mem=415.9M)

Commit 5 cand, 1 upSize, 2 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:23.8 mem=415.8M)

Calc. DC (cpu=0:00:23.9 mem=415.8M) ***

Estimated WNS = -1.030ns, TNS = -1731.397ns (cpu=0:00:24.1 mem=415.8M)

Iter 7 ...

Collected 10238 nets for fixing
Evaluate 750(87) resize, Select 8 cand. (cpu=0:00:24.9 mem=415.9M)
Evaluate 21(210) addBuf, Select 2 cand. (cpu=0:00:25.8 mem=415.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:26.3 mem=415.9M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:26.3 mem=415.8M)

Calc. DC (cpu=0:00:26.3 mem=415.9M) ***

Estimated WNS = -1.027ns, TNS = -1729.600ns (cpu=0:00:26.6 mem=415.9M)

Iter 8 ...

Collected 10237 nets for fixing
Evaluate 753(85) resize, Select 12 cand. (cpu=0:00:27.3 mem=416.0M)
Evaluate 21(434) addBuf, Select 3 cand. (cpu=0:00:29.1 mem=416.0M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:29.5 mem=416.0M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:29.5 mem=415.9M)

Calc. DC (cpu=0:00:29.6 mem=415.9M) ***

Estimated WNS = -1.023ns, TNS = -1729.174ns (cpu=0:00:29.8 mem=415.9M)

Iter 9 ...

Collected 10238 nets for fixing
Evaluate 750(83) resize, Select 6 cand. (cpu=0:00:30.6 mem=416.0M)
Evaluate 21(304) addBuf, Select 8 cand. (cpu=0:00:31.2 mem=416.0M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:31.7 mem=416.0M)

Commit 3 cand, 0 upSize, 0 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:31.7 mem=415.9M)

Calc. DC (cpu=0:00:31.8 mem=415.9M) ***

Estimated WNS = -1.021ns, TNS = -1668.961ns (cpu=0:00:32.0 mem=415.9M)

Iter 10 ...

Collected 10212 nets for fixing
Evaluate 804(62) resize, Select 10 cand. (cpu=0:00:32.8 mem=416.0M)
Evaluate 21(434) addBuf, Select 3 cand. (cpu=0:00:34.5 mem=416.0M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:35.0 mem=416.0M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:35.0 mem=416.0M)

Calc. DC (cpu=0:00:35.0 mem=416.0M) ***

Estimated WNS = -1.016ns, TNS = -1668.882ns (cpu=0:00:35.3 mem=416.0M)

Iter 11 ...

Collected 10213 nets for fixing
Evaluate 799(61) resize, Select 6 cand. (cpu=0:00:36.0 mem=416.1M)
Evaluate 21(209) addBuf, Select 1 cand. (cpu=0:00:36.9 mem=416.1M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:37.4 mem=416.1M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:37.4 mem=416.0M)

Calc. DC (cpu=0:00:37.4 mem=416.0M) ***

Estimated WNS = -1.016ns, TNS = -1668.882ns (cpu=0:00:37.7 mem=416.0M)
*summary:     20 instances changed cell type
density after = 79.773%

*** Finish Post Route Setup Fixing (cpu=0:00:37.7 mem=416.0M) ***

*** Timing NOT met, worst failing slack is -1.016
*** Check timing (0:00:00.0)
Info: 263 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=416.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 79.773%
total 23455 net, 56 ipo_ignored
total 71384 term, 0 ipo_ignored
total 19442 comb inst, 262 fixed, 0 dont_touch, 0 no_footp
total 3566 seq inst, 3566 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.016ns, TNS = -1668.882ns (cpu=0:00:00.5 mem=416.0M)

Iter 0 ...

Collected 10213 nets for fixing
Evaluate 799(61) resize, Select 9 cand. (cpu=0:00:01.2 mem=416.0M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.2 mem=416.0M)

Calc. DC (cpu=0:00:01.2 mem=416.0M) ***

Estimated WNS = -1.016ns, TNS = -1668.882ns (cpu=0:00:01.5 mem=416.0M)

Calc. DC (cpu=0:00:01.5 mem=416.0M) ***
*summary:      0 instances changed cell type
density after = 79.773%

*** Finish Post Route Setup Fixing (cpu=0:00:01.5 mem=416.0M) ***

Info: 263 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=416.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 79.773%
total 23455 net, 56 ipo_ignored
total 71384 term, 0 ipo_ignored
total 19442 comb inst, 262 fixed, 0 dont_touch, 0 no_footp
total 3566 seq inst, 3566 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.016ns, TNS = -1668.882ns (cpu=0:00:00.5 mem=416.0M)

Iter 0 ...

Collected 10213 nets for fixing
Evaluate 799(61) resize, Select 9 cand. (cpu=0:00:01.2 mem=416.0M)
Evaluate 21(432) addBuf, Select 3 cand. (cpu=0:00:03.0 mem=416.0M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:03.5 mem=416.0M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.5 mem=416.0M)

Calc. DC (cpu=0:00:03.5 mem=416.0M) ***

Estimated WNS = -1.014ns, TNS = -1668.828ns (cpu=0:00:03.7 mem=416.0M)

Iter 1 ...

Collected 10214 nets for fixing
Evaluate 799(61) resize, Select 6 cand. (cpu=0:00:04.5 mem=416.0M)
Evaluate 21(241) addBuf, Select 5 cand. (cpu=0:00:05.5 mem=416.0M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:06.0 mem=416.0M)

Commit 2 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.0 mem=416.0M)

Calc. DC (cpu=0:00:06.1 mem=416.0M) ***

Estimated WNS = -1.011ns, TNS = -1631.449ns (cpu=0:00:06.3 mem=416.0M)

Iter 2 ...

Collected 10189 nets for fixing
Evaluate 763(84) resize, Select 12 cand. (cpu=0:00:07.1 mem=416.0M)
Evaluate 21(430) addBuf, Select 3 cand. (cpu=0:00:08.8 mem=416.0M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:09.3 mem=416.0M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.3 mem=416.0M)

Calc. DC (cpu=0:00:09.4 mem=416.0M) ***

Estimated WNS = -1.010ns, TNS = -1631.376ns (cpu=0:00:09.6 mem=416.0M)

Iter 3 ...

Collected 10190 nets for fixing
Evaluate 761(85) resize, Select 26 cand. (cpu=0:00:10.3 mem=416.0M)
Evaluate 21(395) addBuf, Select 6 cand. (cpu=0:00:11.7 mem=416.0M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:12.2 mem=416.0M)

Commit 4 cand, 0 upSize, 1 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.2 mem=416.0M)

Calc. DC (cpu=0:00:12.2 mem=416.0M) ***

Estimated WNS = -1.006ns, TNS = -1648.989ns (cpu=0:00:12.5 mem=416.0M)

Iter 4 ...

Collected 10181 nets for fixing
Evaluate 759(81) resize, Select 11 cand. (cpu=0:00:13.2 mem=416.1M)
Evaluate 21(538) addBuf, Select 5 cand. (cpu=0:00:15.4 mem=416.1M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:15.9 mem=416.1M)

Commit 2 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:15.9 mem=416.0M)

Calc. DC (cpu=0:00:16.0 mem=416.0M) ***

Estimated WNS = -1.001ns, TNS = -1638.985ns (cpu=0:00:16.3 mem=416.0M)

Iter 5 ...

Collected 10178 nets for fixing
Evaluate 750(87) resize, Select 30 cand. (cpu=0:00:16.9 mem=416.2M)
Evaluate 21(208) addBuf, Select 1 cand. (cpu=0:00:17.9 mem=416.2M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:18.3 mem=416.2M)

Commit 4 cand, 1 upSize, 3 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:18.3 mem=416.1M)

Calc. DC (cpu=0:00:18.4 mem=416.1M) ***

Estimated WNS = -1.001ns, TNS = -1648.113ns (cpu=0:00:18.6 mem=416.1M)
*summary:      5 instances changed cell type
density after = 79.787%

*** Finish Post Route Setup Fixing (cpu=0:00:18.7 mem=416.1M) ***

*** Timing NOT met, worst failing slack is -1.001
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:01.0
move report: preRPlace moves 15 insts, mean move: 2.05 um, max move: 11.60 um
	max move on inst (tx_crc/crcpkt2/U59): (1200.00, 970.00) --> (1198.40, 960.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 15 insts, mean move: 2.05 um, max move: 11.60 um
	max move on inst (tx_crc/crcpkt2/U59): (1200.00, 970.00) --> (1198.40, 960.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        11.60 um
  inst (tx_crc/crcpkt2/U59) with max move: (1200, 970) -> (1198.4, 960)
  mean    (X+Y) =         2.05 um
Total instances moved : 15
*** cpu=0:00:00.9   mem=416.1M  mem(used)=0.0M***
Total net length = 1.539e+06 (7.244e+05 8.149e+05) (ext = 2.166e+05)
default core: bins with density >  0.75 = 28.6 % ( 56 / 196 )

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=1.09min real=1.10min mem=416.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.001  |
|           TNS (ns):| -1648.1 |
|    Violating Paths:|  2682   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.787%
------------------------------------------------------------
**optDesign ... cpu = 0:03:05, real = 0:03:06, mem = 416.1M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Sun Nov  6 22:25:07 2016
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 16226 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 327
#  Number of instances deleted (including moved) = 132
#  Number of instances resized = 82
#  Total number of placement changes (moved instances are counted twice) = 541
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (117.250 1345.000) on metal1 for NET FE_OFCN24_n2475. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (213.250 1335.000) on metal1 for NET FE_OFCN25_n2472. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (154.050 925.000) on metal1 for NET FE_OFCN26_n2906. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (148.400 993.300) on metal1 for NET FE_OFCN27_n3011. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (187.650 915.000) on metal1 for NET FE_OFCN27_n3011. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (77.250 875.000) on metal1 for NET FE_OFCN28_n2506. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (66.050 854.300) on metal1 for NET FE_OFCN29_n2154. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (63.650 875.000) on metal1 for NET FE_OFCN29_n2154. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (67.650 855.000) on metal1 for NET FE_OFCN30_n2154. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (44.450 905.700) on metal1 for NET FE_OFCN31_pfifo_pop_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (48.450 855.000) on metal1 for NET FE_OFCN31_pfifo_pop_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (59.650 855.000) on metal1 for NET FE_OFCN32_pfifo_pop_2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1021.250 85.000) on metal1 for NET FE_OFCN33_n2052. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1281.250 275.000) on metal1 for NET FE_PSN112_haddr_62_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1271.650 305.000) on metal1 for NET FE_PSN114_haddr_56_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (193.250 915.000) on metal1 for NET FE_PSN116_n3010. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (210.050 875.000) on metal1 for NET FE_PSN117_tx_rs_cur_state_2_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (46.050 905.000) on metal1 for NET FE_PSN120_FE_OFCN31_pfifo_pop_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (193.200 895.000) on metal1 for NET FE_PSN121_n3327. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Y at (160.450 875.000) on metal1 for NET FE_PSN128_n3388. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) Some WIRE segments on routed NET axi_master/n369 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET axi_master/n513 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET axi_master/n514 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_crc\/crcpkt0/n887 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_crc\/crcpkt1/FE_PSN197_n2878 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_crc\/crcpkt1/crc_nxt[15] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_crc\/crcpkt1/n1661 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_crc\/crcpkt1/n2927 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_crc\/crcpkt1/n3045 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_crc\/crcpkt2/crc_nxt[25] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_crc\/crcpkt2/n100 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_crc\/crcpkt2/n2165 are dangling and deleted.
#15138 routed nets are extracted.
#    656 (2.58%) extracted nets are partially routed.
#8464 routed nets are imported.
#14 (0.06%) nets are without wires.
#1787 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 25403.
#Number of eco nets is 656
#
#Start data preparation...
#
#Data preparation is done on Sun Nov  6 22:25:09 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov  6 22:25:09 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       21609      83.03%
#  Metal 2        V       21609       3.49%
#  Metal 3        H       21609       0.00%
#  Metal 4        V       21609       0.00%
#  Metal 5        H       21609       0.00%
#  Metal 6        V       21609       0.00%
#  ------------------------------------------
#  Total                 129654      14.42%
#
#  263 nets (1.04%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 424.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 425.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 425.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1    567(5.05%)     11(0.10%)      1(0.01%)      0(0.00%)   (5.16%)
#   Metal 2    553(2.65%)     86(0.41%)      8(0.04%)      3(0.01%)   (3.11%)
#   Metal 3    102(0.47%)     24(0.11%)      2(0.01%)      0(0.00%)   (0.59%)
#   Metal 4      1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   1223(1.03%)    121(0.10%)     11(0.01%)      3(0.00%)   (1.15%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 263
#Total wire length = 1876252 um.
#Total half perimeter of net bounding box = 1627754 um.
#Total wire length on LAYER metal1 = 47498 um.
#Total wire length on LAYER metal2 = 350483 um.
#Total wire length on LAYER metal3 = 530342 um.
#Total wire length on LAYER metal4 = 465351 um.
#Total wire length on LAYER metal5 = 324642 um.
#Total wire length on LAYER metal6 = 157936 um.
#Total number of vias = 182667
#Up-Via Summary (total 182667):
#           
#-----------------------
#  Metal 1        73485
#  Metal 2        69434
#  Metal 3        28701
#  Metal 4         8184
#  Metal 5         2863
#-----------------------
#                182667 
#
#Max overcon = 9 tracks.
#Total overcon = 1.15%.
#Worst layer Gcell overcon rate = 0.59%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.00 (Mb)
#Total memory = 423.00 (Mb)
#Peak memory = 456.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 30.4% required routing.
#    number of violations = 168
#8.8% of the total area is being checked for drcs
#8.8% of the total area was checked
#    number of violations = 656
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 427.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 427.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 427.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 427.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 427.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 427.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 427.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 427.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 21
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 427.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 427.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 427.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 428.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 428.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 428.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 428.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 428.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 428.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 428.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 428.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 428.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 263
#Total wire length = 1876224 um.
#Total half perimeter of net bounding box = 1627754 um.
#Total wire length on LAYER metal1 = 47043 um.
#Total wire length on LAYER metal2 = 350316 um.
#Total wire length on LAYER metal3 = 530927 um.
#Total wire length on LAYER metal4 = 465545 um.
#Total wire length on LAYER metal5 = 324444 um.
#Total wire length on LAYER metal6 = 157949 um.
#Total number of vias = 183218
#Up-Via Summary (total 183218):
#           
#-----------------------
#  Metal 1        73632
#  Metal 2        69760
#  Metal 3        28779
#  Metal 4         8187
#  Metal 5         2860
#-----------------------
#                183218 
#
#Total number of DRC violations = 23
#Total number of violations on LAYER metal1 = 7
#Total number of violations on LAYER metal2 = 16
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 0.00 (Mb)
#Total memory = 423.00 (Mb)
#Peak memory = 456.00 (Mb)
#
#Start Post Routing Optimization.
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 423.00 (Mb)
#Peak memory = 456.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 263
#Total wire length = 1876224 um.
#Total half perimeter of net bounding box = 1627754 um.
#Total wire length on LAYER metal1 = 47043 um.
#Total wire length on LAYER metal2 = 350316 um.
#Total wire length on LAYER metal3 = 530927 um.
#Total wire length on LAYER metal4 = 465545 um.
#Total wire length on LAYER metal5 = 324444 um.
#Total wire length on LAYER metal6 = 157949 um.
#Total number of vias = 183218
#Up-Via Summary (total 183218):
#           
#-----------------------
#  Metal 1        73632
#  Metal 2        69760
#  Metal 3        28779
#  Metal 4         8187
#  Metal 5         2860
#-----------------------
#                183218 
#
#Total number of DRC violations = 23
#Total number of violations on LAYER metal1 = 7
#Total number of violations on LAYER metal2 = 16
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:15
#Increased memory = 0.00 (Mb)
#Total memory = 423.00 (Mb)
#Peak memory = 456.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 25403 NETS and 0 SPECIALNETS signatures
#Created 23018 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 15.00 (Mb)
#Total memory = 431.00 (Mb)
#Peak memory = 456.00 (Mb)
#Number of warnings = 40
#Total number of warnings = 95
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov  6 22:25:24 2016
#
**optDesign ... cpu = 0:03:23, real = 0:03:23, mem = 431.6M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_tx' of instances=23017 and nets=25403 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_GcHqab_3744.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 431.6M)
Creating parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for storing RC.
Extracted 10.0009% (CPU Time= 0:00:00.2  MEM= 431.6M)
Extracted 20.0012% (CPU Time= 0:00:00.3  MEM= 431.6M)
Extracted 30.0008% (CPU Time= 0:00:00.4  MEM= 431.6M)
Extracted 40.0011% (CPU Time= 0:00:00.5  MEM= 431.6M)
Extracted 50.0013% (CPU Time= 0:00:00.5  MEM= 431.6M)
Extracted 60.0009% (CPU Time= 0:00:00.7  MEM= 431.6M)
Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 431.6M)
Extracted 80.0008% (CPU Time= 0:00:00.8  MEM= 431.6M)
Extracted 90.0011% (CPU Time= 0:00:01.0  MEM= 431.6M)
Extracted 100% (CPU Time= 0:00:01.1  MEM= 431.6M)
Nr. Extracted Resistors     : 336452
Nr. Extracted Ground Cap.   : 360066
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 431.590M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 431.6M, InitMEM = 431.6M)
Number of Loop : 0
Start delay calculation (mem=431.590M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 431.6M)
Closing parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq'. 23616 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=431.590M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 431.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:26, real = 0:03:27, mem = 431.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.213  | -1.001  | -0.986  | -1.213  | -0.054  |   N/A   |
|           TNS (ns):| -1948.4 | -1619.6 |-333.657 |-268.797 | -0.315  |   N/A   |
|    Violating Paths:|  3001   |  2671   |   632   |   295   |   17    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.787%
------------------------------------------------------------
**optDesign ... cpu = 0:03:27, real = 0:03:29, mem = 431.6M **
*** Finished optDesign ***
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_tx_postRouteHold -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'eth_tx' of instances=23017 and nets=25403 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_GcHqab_3744.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 431.6M)
Creating parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for storing RC.
Extracted 10.0009% (CPU Time= 0:00:00.2  MEM= 431.6M)
Extracted 20.0012% (CPU Time= 0:00:00.3  MEM= 431.6M)
Extracted 30.0008% (CPU Time= 0:00:00.4  MEM= 431.6M)
Extracted 40.0011% (CPU Time= 0:00:00.4  MEM= 431.6M)
Extracted 50.0013% (CPU Time= 0:00:00.5  MEM= 431.6M)
Extracted 60.0009% (CPU Time= 0:00:00.6  MEM= 431.6M)
Extracted 70.0012% (CPU Time= 0:00:00.7  MEM= 431.6M)
Extracted 80.0008% (CPU Time= 0:00:00.8  MEM= 431.6M)
Extracted 90.0011% (CPU Time= 0:00:00.9  MEM= 431.6M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 431.6M)
Nr. Extracted Resistors     : 336452
Nr. Extracted Ground Cap.   : 360066
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:03.0  MEM: 431.590M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.820  | -0.024  | -0.820  |  1.504  |  0.650  |   N/A   |
|           TNS (ns):| -2583.2 | -0.046  | -2583.2 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  4513   |    3    |  4510   |    0    |    0    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 79.787%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.89 sec
Total Real time: 6.0 sec
Total Memory Usage: 431.847656 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 431.8M **
#Created 34 library cell signatures
#Created 25403 NETS and 0 SPECIALNETS signatures
#Created 23018 instance signatures
Begin checking placement ... (start mem=440.9M, init mem=440.9M)
*info: Placed = 19189
*info: Unplaced = 0
Placement Density:79.79%(1365448/1711368)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=440.9M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'eth_tx' of instances=23017 and nets=25403 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_GcHqab_3744.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 439.6M)
Creating parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for storing RC.
Extracted 10.0009% (CPU Time= 0:00:00.2  MEM= 439.6M)
Extracted 20.0012% (CPU Time= 0:00:00.3  MEM= 439.6M)
Extracted 30.0008% (CPU Time= 0:00:00.4  MEM= 439.6M)
Extracted 40.0011% (CPU Time= 0:00:00.4  MEM= 439.6M)
Extracted 50.0013% (CPU Time= 0:00:00.5  MEM= 439.6M)
Extracted 60.0009% (CPU Time= 0:00:00.6  MEM= 439.6M)
Extracted 70.0012% (CPU Time= 0:00:00.7  MEM= 439.6M)
Extracted 80.0008% (CPU Time= 0:00:00.8  MEM= 439.6M)
Extracted 90.0011% (CPU Time= 0:00:00.9  MEM= 439.6M)
Extracted 100% (CPU Time= 0:00:01.1  MEM= 439.6M)
Nr. Extracted Resistors     : 336452
Nr. Extracted Ground Cap.   : 360066
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 439.590M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu018_stdcells
*info:           CLKBUF2         -   osu018_stdcells
*info:             BUFX2         -   osu018_stdcells
*info:             BUFX4         -   osu018_stdcells
*info:           CLKBUF1         -   osu018_stdcells
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 439.6M)
Closing parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq'. 23616 times net's RC data read were performed.
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=2:09:53, mem=439.6M)
Setting analysis mode to hold ...
New  timing data 1c6b8ca8
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 441.3M, InitMEM = 441.3M)
Number of Loop : 0
Start delay calculation (mem=441.344M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=441.344M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 441.3M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.820 ns 
 TNS         : -437.641 ns 
 Viol paths  : 1307 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:02.6, REAL=0:00:03.0, totSessionCpu=2:09:56, mem=443.9M)
Setting analysis mode to setup ...
Info: 263 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -1.213 ns     -1.001 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : -1.001 ns 
 reg2reg WS  : -1.001 ns 
 reg2reg Viol paths  : 2671 
 Worst Slack : -1.213 ns 
 Viol paths  : 3001 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:05.6, REAL=0:00:06.0, totSessionCpu=2:09:59, mem=445.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.213  |
|           TNS (ns):| -1948.4 |
|    Violating Paths:|  3001   |
|          All Paths:|  7370   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.820  |
|           TNS (ns):| -2583.2 |
|    Violating Paths:|  4513   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.787%
------------------------------------------------------------
Info: 263 clock nets excluded from IPO operation.
*** Initial Summary (holdfix) CPU=0:00:05.8, REAL=0:00:06.0, TOTCPU=0:00:05.8, TOTREAL=0:00:06.0, MEM=445.2M
*** Started fixing hold violations (CPU=0:00:05.8, REAL=0:00:06.0, totSessionCpu=2:09:59, mem=445.2M)
Density before buffering = 0.798 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   1.568/1.601 (0.900/0.900, 3.000)   1.568/1.601 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.505/1.536 (0.900/0.900, 3.000)   1.505/1.536 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.209/0.170 (0.420/0.420, 0.050)   0.209/0.170 (0.420/0.420, 0.050)
*Info:   BUFX4    4.0   0.232/0.198 (0.420/0.420, 0.100)   0.232/0.198 (0.420/0.420, 0.100)
*Info:   CLKBUF1    9.0   1.438/1.481 (0.900/0.900, 3.000)   1.438/1.481 (0.900/0.900, 3.000)
Worst hold path end point: U3238/B net n2792
Iter 0: Hold WNS: -0.820 Hold TNS: -437.641 #Viol Endpoints: 1307 CPU: 0:01:51
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 146 Moves Failed: 234
*info: Moves Generated: 317 Moves Failed: 276
*info: Moves Generated: 468 Moves Failed: 297
*info: Moves Generated: 470 Moves Failed: 298
*info: Moves Generated: 473 Moves Failed: 304
*info: Moves Generated: 475 Moves Failed: 308
*info: Moves Generated: 479 Moves Failed: 323
*info: Active Nodes: 7436 Moves Generated: 483 Moves Failed: 332 Moves Committed: 481
Worst hold path end point: U3337/A net n2858
Iter 1: Hold WNS: -0.816 Hold TNS: -199.774 #Viol Endpoints: 877 CPU: 0:02:55
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 129 Moves Failed: 240
*info: Moves Generated: 305 Moves Failed: 298
*info: Moves Generated: 423 Moves Failed: 310
*info: Moves Generated: 425 Moves Failed: 312
*info: Moves Generated: 438 Moves Failed: 314
*info: Active Nodes: 5721 Moves Generated: 450 Moves Failed: 336 Moves Committed: 450
Worst hold path end point: U3337/A net n2858
Iter 2: Hold WNS: -0.816 Hold TNS: -93.972 #Viol Endpoints: 530 CPU: 0:02:56
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 108 Moves Failed: 264
*info: Moves Generated: 274 Moves Failed: 300
*info: Moves Generated: 358 Moves Failed: 317
*info: Moves Generated: 370 Moves Failed: 341
*info: Active Nodes: 4477 Moves Generated: 383 Moves Failed: 350 Moves Committed: 383
Worst hold slack term: clks.rst net clks.rst
Iter 3: Hold WNS: -0.734 Hold TNS: -58.880 #Viol Endpoints: 270 CPU: 0:02:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 102 Moves Failed: 189
*info: Moves Generated: 218 Moves Failed: 237
*info: Moves Generated: 286 Moves Failed: 272
*info: Active Nodes: 3353 Moves Generated: 294 Moves Failed: 278 Moves Committed: 294
Worst hold slack term: clks.rst net clks.rst
Iter 4: Hold WNS: -0.734 Hold TNS: -45.440 #Viol Endpoints: 173 CPU: 0:02:57
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 115 Moves Failed: 135
*info: Moves Generated: 185 Moves Failed: 181
*info: Active Nodes: 2219 Moves Generated: 196 Moves Failed: 198 Moves Committed: 196
Worst hold slack term: clks.rst net clks.rst
Iter 5: Hold WNS: -0.734 Hold TNS: -35.538 #Viol Endpoints: 159 CPU: 0:02:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 101 Moves Failed: 109
*info: Moves Generated: 157 Moves Failed: 148
*info: Active Nodes: 2022 Moves Generated: 157 Moves Failed: 154 Moves Committed: 157
Worst hold slack term: clks.rst net clks.rst
Iter 6: Hold WNS: -0.734 Hold TNS: -23.575 #Viol Endpoints: 122 CPU: 0:02:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 89 Moves Failed: 93
*info: Active Nodes: 1842 Moves Generated: 130 Moves Failed: 137 Moves Committed: 130
Worst hold slack term: clks.rst net clks.rst
Iter 7: Hold WNS: -0.734 Hold TNS: -17.875 #Viol Endpoints: 96 CPU: 0:02:58
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 79 Moves Failed: 79
*info: Active Nodes: 1506 Moves Generated: 96 Moves Failed: 128 Moves Committed: 96
Worst hold slack term: clks.rst net clks.rst
Iter 8: Hold WNS: -0.734 Hold TNS: -13.344 #Viol Endpoints: 78 CPU: 0:02:59
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 69 Moves Failed: 77
*info: Active Nodes: 1409 Moves Generated: 83 Moves Failed: 124 Moves Committed: 83
Worst hold slack term: clks.rst net clks.rst
Iter 9: Hold WNS: -0.734 Hold TNS: -9.644 #Viol Endpoints: 74 CPU: 0:02:59
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 59 Moves Failed: 78
*info: Active Nodes: 1385 Moves Generated: 73 Moves Failed: 119 Moves Committed: 73
Worst hold slack term: clks.rst net clks.rst
Iter 10: Hold WNS: -0.734 Hold TNS: -5.866 #Viol Endpoints: 69 CPU: 0:02:59
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 47 Moves Failed: 90
*info: Active Nodes: 1106 Moves Generated: 52 Moves Failed: 99 Moves Committed: 52
Worst hold slack term: clks.rst net clks.rst
Iter 11: Hold WNS: -0.734 Hold TNS: -2.966 #Viol Endpoints: 41 CPU: 0:02:59
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 342 Moves Generated: 11 Moves Failed: 77 Moves Committed: 11
Worst hold slack term: clks.rst net clks.rst
Iter 12: Hold WNS: -0.734 Hold TNS: -2.138 #Viol Endpoints: 30 CPU: 0:02:59
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 220 Moves Generated: 5 Moves Failed: 76 Moves Committed: 5
Worst hold slack term: clks.rst net clks.rst
Iter 13: Hold WNS: -0.734 Hold TNS: -1.820 #Viol Endpoints: 26 CPU: 0:02:59
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 185 Moves Generated: 1 Moves Failed: 71 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 14: Hold WNS: -0.734 Hold TNS: -1.793 #Viol Endpoints: 25 CPU: 0:03:00
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 171 Moves Generated: 0 Moves Failed: 71 Moves Committed: 0
Worst hold slack term: clks.rst net clks.rst
Iter 15: Hold WNS: -0.734 Hold TNS: -1.793 #Viol Endpoints: 25 CPU: 0:03:00
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.298 
	TNS: -1.793 
	VP: 25 
	Worst hold path end point: axi_master/pfifo_frag_cnt_0_d_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.213 
	TNS: -1947.794 
	VP: 3001 
	Worst setup path end point:memif_pdfifo2.f0_wdata[37] 
--------------------------------------------------- 
Worst hold slack term: clks.rst net clks.rst
Iter 0: Hold WNS: -0.734 Hold TNS: -1.793 #Viol Endpoints: 25 CPU: 0:03:00
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 171 Moves Generated: 46 Moves Failed: 3 Moves Committed: 17
Worst hold slack term: clks.rst net clks.rst
Iter 1: Hold WNS: -0.734 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:03:04
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 1 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 2: Hold WNS: -0.734 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:03:11
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 1 Moves Generated: 1 Moves Failed: 0 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 3: Hold WNS: -0.734 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:03:17
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 1 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold slack term: clks.rst net clks.rst
Iter 4: Hold WNS: -0.734 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:03:18
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: tx_rs/crc_tx_d_reg[4]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.213 
	TNS: -1948.409 
	VP: 3001 
	Worst setup path end point:memif_pdfifo2.f0_wdata[37] 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: tx_rs/crc_tx_d_reg[4]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.213 
	TNS: -1948.409 
	VP: 3001 
	Worst setup path end point:memif_pdfifo2.f0_wdata[37] 
--------------------------------------------------- 
Density after buffering = 0.861 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 2431 nets for commit
*info: Added a total of 1974 cells to fix/reduce hold violation
*info:
*info:          302 cells of type 'CLKBUF3' used
*info:          159 cells of type 'CLKBUF2' used
*info:          246 cells of type 'CLKBUF1' used
*info:          348 cells of type 'BUFX4' used
*info:          919 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 1 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:01:34, REAL=0:01:35, totSessionCpu=2:11:27, mem=488.5M) ***
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.1, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.1   mem=488.5M  mem(used)=0.0M***
Total net length = 2.030e+06 (1.028e+06 1.002e+06) (ext = 2.371e+05)
default core: bins with density >  0.75 = 42.9 % ( 84 / 196 )
**optDesign ... cpu = 0:01:37, real = 0:01:38, mem = 488.5M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Sun Nov  6 22:36:30 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 18077 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 1974
#  Total number of placement changes (moved instances are counted twice) = 1974
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (696.650 433.650) on metal1 for NET FE_PHN2030_w_dch_WVALID. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (757.200 75.000) on metal1 for NET FE_PHN2030_w_dch_WVALID. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (888.400 185.000) on metal1 for NET FE_PHN2104_n2175. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1124.000 85.000) on metal1 for NET FE_PHN2153_n2740. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1123.600 65.000) on metal1 for NET FE_PHN2155_n2175. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (199.200 75.000) on metal1 for NET FE_PHN225_w_ach_AWVALID. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (985.200 214.300) on metal1 for NET axi_master/FE_PHN1182_m_r_dch_RDATA_21_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (845.200 45.700) on metal1 for NET axi_master/FE_PHN1182_m_r_dch_RDATA_21_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1042.050 125.000) on metal1 for NET axi_master/FE_PHN1182_m_r_dch_RDATA_21_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (959.600 394.300) on metal1 for NET axi_master/FE_PHN1192_m_r_dch_RDATA_20_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (922.800 165.700) on metal1 for NET axi_master/FE_PHN1192_m_r_dch_RDATA_20_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (972.450 195.000) on metal1 for NET axi_master/FE_PHN1192_m_r_dch_RDATA_20_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (939.050 186.350) on metal1 for NET axi_master/FE_PHN1208_m_r_dch_RDATA_3_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (844.450 135.000) on metal1 for NET axi_master/FE_PHN1208_m_r_dch_RDATA_3_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (904.400 154.300) on metal1 for NET axi_master/FE_PHN1284_m_r_dch_RDATA_24_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1047.050 393.650) on metal1 for NET axi_master/FE_PHN1284_m_r_dch_RDATA_24_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (874.050 165.000) on metal1 for NET axi_master/FE_PHN1284_m_r_dch_RDATA_24_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (734.800 85.000) on metal1 for NET axi_master/FE_PHN2172_m_r_dch_RID_3_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (738.800 85.000) on metal1 for NET axi_master/FE_PHN2177_m_r_dch_RID_1_. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Y at (698.400 505.000) on metal1 for NET axi_master/FE_PHN2178_n331. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET axi_master/n897 are dangling and deleted.
#15401 routed nets are extracted.
#    565 (2.06%) extracted nets are partially routed.
#8261 routed nets are imported.
#1928 (7.04%) nets are without wires.
#1787 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 27377.
#Number of eco nets is 565
#
#Start data preparation...
#
#Data preparation is done on Sun Nov  6 22:36:32 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov  6 22:36:32 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       21609      88.27%
#  Metal 2        V       21609       3.49%
#  Metal 3        H       21609       0.00%
#  Metal 4        V       21609       0.00%
#  Metal 5        H       21609       0.00%
#  Metal 6        V       21609       0.00%
#  ------------------------------------------
#  Total                 129654      15.29%
#
#  263 nets (0.96%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 496.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 496.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 496.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 496.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1    111(1.20%)      1(0.01%)      0(0.00%)      0(0.00%)   (1.21%)
#   Metal 2    477(2.28%)     46(0.22%)      1(0.00%)      1(0.00%)   (2.51%)
#   Metal 3    110(0.51%)      4(0.02%)      0(0.00%)      0(0.00%)   (0.53%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    699(0.60%)     51(0.04%)      1(0.00%)      1(0.00%)   (0.64%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 263
#Total wire length = 2367830 um.
#Total half perimeter of net bounding box = 2125541 um.
#Total wire length on LAYER metal1 = 46570 um.
#Total wire length on LAYER metal2 = 369530 um.
#Total wire length on LAYER metal3 = 648024 um.
#Total wire length on LAYER metal4 = 577378 um.
#Total wire length on LAYER metal5 = 513609 um.
#Total wire length on LAYER metal6 = 212719 um.
#Total number of vias = 197143
#Up-Via Summary (total 197143):
#           
#-----------------------
#  Metal 1        77408
#  Metal 2        73549
#  Metal 3        31897
#  Metal 4        10394
#  Metal 5         3895
#-----------------------
#                197143 
#
#Max overcon = 7 tracks.
#Total overcon = 0.64%.
#Worst layer Gcell overcon rate = 0.53%.
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 8.00 (Mb)
#Total memory = 496.00 (Mb)
#Peak memory = 528.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 73.4% required routing.
#    number of violations = 980
#30.9% of the total area is being checked for drcs
#30.9% of the total area was checked
#    number of violations = 8567
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 496.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 57
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 496.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 30
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 25
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 21
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 496.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 496.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 496.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 496.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 22
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 496.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 263
#Total wire length = 2369333 um.
#Total half perimeter of net bounding box = 2125541 um.
#Total wire length on LAYER metal1 = 39902 um.
#Total wire length on LAYER metal2 = 374479 um.
#Total wire length on LAYER metal3 = 646904 um.
#Total wire length on LAYER metal4 = 568990 um.
#Total wire length on LAYER metal5 = 521839 um.
#Total wire length on LAYER metal6 = 217219 um.
#Total number of vias = 202679
#Up-Via Summary (total 202679):
#           
#-----------------------
#  Metal 1        77550
#  Metal 2        75660
#  Metal 3        33616
#  Metal 4        11670
#  Metal 5         4183
#-----------------------
#                202679 
#
#Total number of DRC violations = 22
#Total number of violations on LAYER metal1 = 6
#Total number of violations on LAYER metal2 = 16
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = 0.00 (Mb)
#Total memory = 496.00 (Mb)
#Peak memory = 528.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 21
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 496.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 21
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 496.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 21
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 496.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:16
#Elapsed time = 00:00:17
#Increased memory = 0.00 (Mb)
#Total memory = 496.00 (Mb)
#Peak memory = 528.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 263
#Total wire length = 2369243 um.
#Total half perimeter of net bounding box = 2125541 um.
#Total wire length on LAYER metal1 = 39914 um.
#Total wire length on LAYER metal2 = 374757 um.
#Total wire length on LAYER metal3 = 646970 um.
#Total wire length on LAYER metal4 = 568668 um.
#Total wire length on LAYER metal5 = 521687 um.
#Total wire length on LAYER metal6 = 217247 um.
#Total number of vias = 202564
#Up-Via Summary (total 202564):
#           
#-----------------------
#  Metal 1        77543
#  Metal 2        75634
#  Metal 3        33554
#  Metal 4        11658
#  Metal 5         4175
#-----------------------
#                202564 
#
#Total number of DRC violations = 21
#Total number of violations on LAYER metal1 = 6
#Total number of violations on LAYER metal2 = 15
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:49
#Elapsed time = 00:00:51
#Increased memory = 0.00 (Mb)
#Total memory = 496.00 (Mb)
#Peak memory = 528.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 27377 NETS and 0 SPECIALNETS signatures
#Created 24992 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:57
#Increased memory = 14.00 (Mb)
#Total memory = 502.00 (Mb)
#Peak memory = 528.00 (Mb)
#Number of warnings = 48
#Total number of warnings = 143
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov  6 22:37:27 2016
#
**optDesign ... cpu = 0:02:32, real = 0:02:35, mem = 502.7M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_tx' of instances=24991 and nets=27377 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_GcHqab_3744.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 502.7M)
Creating parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.2  MEM= 502.7M)
Extracted 20.0011% (CPU Time= 0:00:00.3  MEM= 502.7M)
Extracted 30.001% (CPU Time= 0:00:00.4  MEM= 502.7M)
Extracted 40.001% (CPU Time= 0:00:00.5  MEM= 502.7M)
Extracted 50.0009% (CPU Time= 0:00:00.6  MEM= 502.7M)
Extracted 60.0008% (CPU Time= 0:00:00.7  MEM= 502.7M)
Extracted 70.0008% (CPU Time= 0:00:00.8  MEM= 502.7M)
Extracted 80.0007% (CPU Time= 0:00:00.9  MEM= 502.7M)
Extracted 90.0007% (CPU Time= 0:00:01.0  MEM= 502.7M)
Extracted 100% (CPU Time= 0:00:01.2  MEM= 502.7M)
Nr. Extracted Resistors     : 373775
Nr. Extracted Ground Cap.   : 399356
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 502.738M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 502.7M, InitMEM = 502.7M)
Number of Loop : 0
Start delay calculation (mem=502.738M)...
delayCal using detail RC...
Opening parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 502.7M)
Closing parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq'. 25590 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=502.738M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 502.7M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:36, real = 0:02:39, mem = 502.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.226  | -1.087  | -1.068  | -1.226  | -0.925  |   N/A   |
|           TNS (ns):| -2059.9 | -1685.7 |-594.886 |-275.878 | -61.087 |   N/A   |
|    Violating Paths:|  3018   |  2686   |  1503   |   295   |   147   |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.737  |  0.007  | -0.737  |  1.523  |  0.650  |   N/A   |
|           TNS (ns):| -2162.4 |  0.000  | -2162.4 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  3211   |    0    |  3211   |    0    |    0    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.029   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.128%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:03.5, REAL=0:00:04.0, TOTCPU=0:02:37, TOTREAL=0:02:41, MEM=502.7M
**optDesign ... cpu = 0:02:39, real = 0:02:43, mem = 502.7M **
*** Finished optDesign ***
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_tx_postRouteHoldOPT -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'eth_tx' of instances=24991 and nets=27377 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_tx.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_tx_GcHqab_3744.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 502.7M)
Creating parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.2  MEM= 502.7M)
Extracted 20.0011% (CPU Time= 0:00:00.3  MEM= 502.7M)
Extracted 30.001% (CPU Time= 0:00:00.3  MEM= 502.7M)
Extracted 40.001% (CPU Time= 0:00:00.4  MEM= 502.7M)
Extracted 50.0009% (CPU Time= 0:00:00.5  MEM= 502.7M)
Extracted 60.0008% (CPU Time= 0:00:00.6  MEM= 502.7M)
Extracted 70.0008% (CPU Time= 0:00:00.7  MEM= 502.7M)
Extracted 80.0007% (CPU Time= 0:00:00.8  MEM= 502.7M)
Extracted 90.0007% (CPU Time= 0:00:00.9  MEM= 502.7M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 502.7M)
Nr. Extracted Resistors     : 373775
Nr. Extracted Ground Cap.   : 399356
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_tx_GcHqab_3744.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 502.738M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.737  |  0.007  | -0.737  |  1.523  |  0.650  |   N/A   |
|           TNS (ns):| -2162.4 |  0.000  | -2162.4 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  3211   |    0    |  3211   |    0    |    0    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 86.128%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.94 sec
Total Real time: 5.0 sec
Total Memory Usage: 502.738281 Mbytes
<CMD> saveDesign eth_tx.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "eth_tx.enc.dat/eth_tx.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file 'eth_tx.enc.dat/eth_tx.ctstch' ...
Saving configuration ...
Saving preference file eth_tx.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 21 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=502.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=502.7M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...

*** Memory Usage v0.159.2.9 (Current mem = 502.738M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=2:32:16, real=24:01:24, mem=502.7M) ---
