$version Generated by VerilatedVcd $end
$date Tue Jul 13 15:00:03 2021
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 ) ALUSrc $end
  $var wire  2 ' ALUop [1:0] $end
  $var wire  1 $ Branch $end
  $var wire  1 % MemRead $end
  $var wire  1 ( MemWrite $end
  $var wire  1 & MemtoReg $end
  $var wire  1 * RegWrite $end
  $var wire  7 # opCode [6:0] $end
  $scope module Control $end
   $var wire  1 ) ALUSrc $end
   $var wire  2 ' ALUop [1:0] $end
   $var wire  1 $ Branch $end
   $var wire  1 % MemRead $end
   $var wire  1 ( MemWrite $end
   $var wire  1 & MemtoReg $end
   $var wire  1 * RegWrite $end
   $var wire  7 # opCode [6:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0110011 #
0$
0%
0&
b10 '
0(
0)
1*
#1
b0000011 #
1%
1&
b00 '
1)
#2
b0100011 #
0%
0&
1(
0*
#3
b1100011 #
1$
b01 '
0(
0)
#4
