#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028813a9e7c0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000028813b3ec20_0 .var "a", 0 0;
v0000028813b3eae0_0 .net "and_out", 0 0, L_0000028813adb250;  1 drivers
v0000028813b3f760_0 .var "b", 0 0;
v0000028813b3e9a0_0 .net "nand_out", 0 0, L_0000028813adb3a0;  1 drivers
v0000028813b3f620_0 .net "nor_out", 0 0, L_0000028813adb2c0;  1 drivers
v0000028813b3f800_0 .net "not_out", 0 0, L_0000028813adb480;  1 drivers
v0000028813b3eb80_0 .net "or_out", 0 0, L_0000028813adb1e0;  1 drivers
v0000028813b3ee00_0 .net "xnor_out", 0 0, L_0000028813adb720;  1 drivers
v0000028813b3e900_0 .net "xor_out", 0 0, L_0000028813adb4f0;  1 drivers
S_0000028813a9e950 .scope module, "A1" "andGate" 2 5, 3 1 0, S_0000028813a9e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "and_out";
L_0000028813adb250 .functor AND 1, v0000028813b3ec20_0, v0000028813b3f760_0, C4<1>, C4<1>;
v0000028813a9dee0_0 .net "a", 0 0, v0000028813b3ec20_0;  1 drivers
v0000028813a9df80_0 .net "and_out", 0 0, L_0000028813adb250;  alias, 1 drivers
v0000028813a9e020_0 .net "b", 0 0, v0000028813b3f760_0;  1 drivers
S_0000028813a9e0c0 .scope module, "A2" "orGate" 2 6, 3 9 0, S_0000028813a9e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "or_out";
L_0000028813adb1e0 .functor OR 1, v0000028813b3ec20_0, v0000028813b3f760_0, C4<0>, C4<0>;
v0000028813a9e250_0 .net "a", 0 0, v0000028813b3ec20_0;  alias, 1 drivers
v0000028813ae5f20_0 .net "b", 0 0, v0000028813b3f760_0;  alias, 1 drivers
v0000028813ae5fc0_0 .net "or_out", 0 0, L_0000028813adb1e0;  alias, 1 drivers
S_0000028813ae6060 .scope module, "A3" "notGate" 2 7, 3 17 0, S_0000028813a9e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "not_out";
L_0000028813adb480 .functor NOT 1, v0000028813b3ec20_0, C4<0>, C4<0>, C4<0>;
v0000028813ae61f0_0 .net "a", 0 0, v0000028813b3ec20_0;  alias, 1 drivers
v0000028813b3ea40_0 .net "not_out", 0 0, L_0000028813adb480;  alias, 1 drivers
S_0000028813a9d710 .scope module, "A4" "nandGate" 2 8, 3 25 0, S_0000028813a9e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "nand_out";
L_0000028813adb330 .functor AND 1, v0000028813b3ec20_0, v0000028813b3f760_0, C4<1>, C4<1>;
L_0000028813adb3a0 .functor NOT 1, L_0000028813adb330, C4<0>, C4<0>, C4<0>;
v0000028813b3f6c0_0 .net *"_ivl_0", 0 0, L_0000028813adb330;  1 drivers
v0000028813b3f440_0 .net "a", 0 0, v0000028813b3ec20_0;  alias, 1 drivers
v0000028813b3eea0_0 .net "b", 0 0, v0000028813b3f760_0;  alias, 1 drivers
v0000028813b3ecc0_0 .net "nand_out", 0 0, L_0000028813adb3a0;  alias, 1 drivers
S_0000028813a9d8a0 .scope module, "A5" "norGate" 2 9, 3 33 0, S_0000028813a9e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "nor_out";
L_0000028813adb410 .functor OR 1, v0000028813b3ec20_0, v0000028813b3f760_0, C4<0>, C4<0>;
L_0000028813adb2c0 .functor NOT 1, L_0000028813adb410, C4<0>, C4<0>, C4<0>;
v0000028813b3ed60_0 .net *"_ivl_0", 0 0, L_0000028813adb410;  1 drivers
v0000028813b3ef40_0 .net "a", 0 0, v0000028813b3ec20_0;  alias, 1 drivers
v0000028813b3f080_0 .net "b", 0 0, v0000028813b3f760_0;  alias, 1 drivers
v0000028813b3f4e0_0 .net "nor_out", 0 0, L_0000028813adb2c0;  alias, 1 drivers
S_0000028813ae6790 .scope module, "A6" "xorGate" 2 10, 3 49 0, S_0000028813a9e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "xor_out";
L_0000028813adb4f0 .functor XOR 1, v0000028813b3ec20_0, v0000028813b3f760_0, C4<0>, C4<0>;
v0000028813b3efe0_0 .net "a", 0 0, v0000028813b3ec20_0;  alias, 1 drivers
v0000028813b3f120_0 .net "b", 0 0, v0000028813b3f760_0;  alias, 1 drivers
v0000028813b3f1c0_0 .net "xor_out", 0 0, L_0000028813adb4f0;  alias, 1 drivers
S_0000028813ae6920 .scope module, "A7" "xnorGate" 2 11, 3 41 0, S_0000028813a9e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "xnor_out";
L_0000028813adb6b0 .functor XOR 1, v0000028813b3ec20_0, v0000028813b3f760_0, C4<0>, C4<0>;
L_0000028813adb720 .functor NOT 1, L_0000028813adb6b0, C4<0>, C4<0>, C4<0>;
v0000028813b3f260_0 .net *"_ivl_0", 0 0, L_0000028813adb6b0;  1 drivers
v0000028813b3f300_0 .net "a", 0 0, v0000028813b3ec20_0;  alias, 1 drivers
v0000028813b3f3a0_0 .net "b", 0 0, v0000028813b3f760_0;  alias, 1 drivers
v0000028813b3f580_0 .net "xnor_out", 0 0, L_0000028813adb720;  alias, 1 drivers
    .scope S_0000028813a9e7c0;
T_0 ;
    %vpi_call 2 15 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028813a9e7c0 {0 0 0};
    %vpi_call 2 17 "$monitor", $time, " a = %b , b=%b | and_out=%b | or_out = %b | not_out = %b | nand_out = %b | nor_out = %b | xor_out = %b | xnor_out = %b", v0000028813b3ec20_0, v0000028813b3f760_0, v0000028813b3eae0_0, v0000028813b3eb80_0, v0000028813b3f800_0, v0000028813b3e9a0_0, v0000028813b3f620_0, v0000028813b3e900_0, v0000028813b3ee00_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028813b3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028813b3f760_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028813b3ec20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028813b3f760_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028813b3ec20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028813b3f760_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028813b3ec20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028813b3f760_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "basic_gates.v";
