
////////////////////////////////////////////////////////////////////////////////////////
                                       CELLO V2.1                                       
              temp_bb910d603cfe4e688eb04f2a2512a23d + Eco2C1G3T1.UCF.json               
////////////////////////////////////////////////////////////////////////////////////////

new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_bb910d603cfe4e688eb04f2a2512a23d
verilog: temp_bb910d603cfe4e688eb04f2a2512a23d.v
v_loc: /home/lexo/Desktop/Practica/App/library/verilogs/temp_bb910d603cfe4e688eb04f2a2512a23d.v
new_in: /home/lexo/Desktop/Practica/App/library/verilogs
new_out: /home/lexo/Desktop/Practica/App/temp_outputs/temp_bb910d603cfe4e688eb04f2a2512a23d



////////////////////////////////////////////////////////////////////////////////////////
                                 End of Logic Synthesis                                 
////////////////////////////////////////////////////////////////////////////////////////




////////////////////////////////////////////////////////////////////////////////////////
                            condition checks for valid input                            
////////////////////////////////////////////////////////////////////////////////////////


NETLIST:
isvalid: True

INPUTS (including the communication devices): 
num IN-SENSORS in Eco2C1G3T1.UCF.json in-UCF: 7
num IN-STRUCTURES in Eco2C1G3T1.UCF.json in-UCF: 7
num IN-MODELS in Eco2C1G3T1.UCF.json in-UCF: 7
num IN-PARTS in Eco2C1G3T1.UCF.json in-UCF: 7
num IN-NODES in temp_bb910d603cfe4e688eb04f2a2512a23d netlist: 3
['Ara_sensor', 'IPTG_sensor', 'aTc_sensor', 'Cuma_sensor', 'Van_sensor', 'OHC14_sensor', 'Nar_sensor']
Valid input match!

OUTPUTS: 
num OUT-SENSORS in Eco2C1G3T1.UCF.json out-UCF: 2
num OUT-STRUCTURES in Eco2C1G3T1.UCF.json out-UCF: 2
num OUT-MODELS in Eco2C1G3T1.UCF.json out-UCF: 2
num OUT-PARTS in Eco2C1G3T1.UCF.json out-UCF: 2
num OUT-NODES in temp_bb910d603cfe4e688eb04f2a2512a23d netlist: 2
['YFP_reporter', 'YFP_reporter_2']
Valid output match!

GATES: 
num PARTS in Eco2C1G3T1.UCF.json UCF: 63
num STRUCTURES in Eco2C1G3T1.UCF.json UCF: 6
num MODELS in Eco2C1G3T1.UCF.json UCF: 6
num GATES in Eco2C1G3T1.UCF.json UCF: 6
num GATE USES: [7, True]
num GATES in temp_bb910d603cfe4e688eb04f2a2512a23d netlist: 7
['AmeRs', 'AmtR', 'BM3R1', 'BetI', 'PhlF', 'QacR']
['A1_AmtR', 'B3_BM3R1', 'E1_BetI', 'F2_AmeRs', 'P1_PhlF', 'Q1_QacR']
Valid intermediate match!
Cello object deleted...

Archivo Verilog temporal eliminado: temp_bb910d603cfe4e688eb04f2a2512a23d.v
Archivo Verilog temporal creado: temp_ab4b66d55d7c4f46b18a6af5c3a57bfb.v
