Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/prac1_top_prac1_top_sch_tb_isim_beh.exe -prj C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/prac1_top_prac1_top_sch_tb_beh.prj work.prac1_top_prac1_top_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/ipcore_dir/dcm_100m_5m.vhd" into library work
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/ipcore_dir/cont_16bits.vhd" into library work
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/ipcore_dir/cont_8bits_ud.vhd" into library work
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/ipcore_dir/cont_2bits_ce.vhd" into library work
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/bcd_7seg_neg.vhd" into library work
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/sincroniza.vhf" into library work
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/Remote_Lab.vhd" into library work
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/pwm_2bits.vhf" into library work
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/nivel_a_pulso.vhf" into library work
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/displays_7seg_nexys3_RemLab.vhf" into library work
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/cont_8b_up_down_lim.vhf" into library work
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/prac1_top.vhf" into library work
Parsing VHDL file "C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/sim_prac1_rl.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture ibuf_v of entity IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling architecture behavioral of entity OFD8_HXILINX_prac1_top [ofd8_hxilinx_prac1_top_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture obuft_v of entity OBUFT [\OBUFT("DONT_CARE",12,"DEFAULT",...]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture startup_spartan6_v of entity STARTUP_SPARTAN6 [startup_spartan6_default]
Compiling architecture oddr2_v of entity ODDR2 [\ODDR2("NONE",'0',"SYNC")(1,4,1,...]
Compiling architecture behavioral of entity OFD_HXILINX_prac1_top [\OFD_HXILINX_prac1_top('0')\]
Compiling architecture behavioral of entity IFD4_HXILINX_prac1_top [ifd4_hxilinx_prac1_top_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture behavioral of entity IFD_HXILINX_prac1_top [\IFD_HXILINX_prac1_top('0')\]
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,10.0...]
Compiling architecture xilinx of entity dcm_100m_5m [dcm_100m_5m_default]
Compiling package bip_utils_pkg_v2_0
Compiling package xbip_counter_v2_0_pkg
Compiling package c_counter_binary_v11_0_pkg
Compiling package xbip_counter_v2_0_xst_comp
Compiling package bip_usecase_utils_pkg_v2_0
Compiling package c_addsub_pkg_v11_0
Compiling package c_compare_v11_0_comp
Compiling package c_mux_bus_v11_0_comp
Compiling package c_reg_fd_v11_0_comp
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(16,"0","0",1,0,0...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(16,16,16,...]
Compiling architecture behavioral of entity c_counter_binary_v11_0_legacy [\c_counter_binary_v11_0_legacy("...]
Compiling architecture behavioral of entity c_counter_binary_v11_0 [\c_counter_binary_v11_0(0,0,"spa...]
Compiling architecture cont_16bits_a of entity cont_16bits [cont_16bits_default]
Compiling architecture behavioral of entity IFD8_HXILINX_prac1_top [ifd8_hxilinx_prac1_top_default]
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(8,"0","0",1,0,1,...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(8,8,8,0,7...]
Compiling architecture behavioral of entity c_counter_binary_v11_0_legacy [\c_counter_binary_v11_0_legacy("...]
Compiling architecture behavioral of entity c_counter_binary_v11_0 [\c_counter_binary_v11_0(0,0,"spa...]
Compiling architecture cont_8bits_ud_a of entity cont_8bits_ud [cont_8bits_ud_default]
Compiling architecture compm8_hxilinx_prac1_top_v of entity COMPM8_HXILINX_prac1_top [compm8_hxilinx_prac1_top_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture behavioral of entity cont_8b_up_down_lim_MUSER_prac1_top [cont_8b_up_down_lim_muser_prac1_...]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture behavioral of entity sincroniza_MUSER_prac1_top [sincroniza_muser_prac1_top_defau...]
Compiling architecture and2b1_v of entity AND2B1 [and2b1_default]
Compiling architecture behavioral of entity nivel_a_pulso_MUSER_prac1_top [nivel_a_pulso_muser_prac1_top_de...]
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(2,"0","0",1,0,1,...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(2,2,2,0,1...]
Compiling architecture behavioral of entity c_counter_binary_v11_0_legacy [\c_counter_binary_v11_0_legacy("...]
Compiling architecture behavioral of entity c_counter_binary_v11_0 [\c_counter_binary_v11_0(0,0,"spa...]
Compiling architecture cont_2bits_ce_a of entity cont_2bits_ce [cont_2bits_ce_default]
Compiling architecture compm2_hxilinx_prac1_top_v of entity COMPM2_HXILINX_prac1_top [compm2_hxilinx_prac1_top_default]
Compiling architecture behavioral of entity pwm_2bits_MUSER_prac1_top [pwm_2bits_muser_prac1_top_defaul...]
Compiling architecture fdce_v of entity FDCE [\FDCE('0')\]
Compiling architecture behavioral of entity bcd_7seg_neg [bcd_7seg_neg_default]
Compiling architecture nand2_v of entity NAND2 [nand2_default]
Compiling architecture fdse_v of entity FDSE [\FDSE('1')\]
Compiling architecture buf_v of entity BUF [buf_default]
Compiling architecture behavioral of entity displays_7seg_nexys3_RemLab_MUSER_prac1_top [displays_7seg_nexys3_remlab_muse...]
Compiling architecture behavioral of entity Genera_Tono [genera_tono_default]
Compiling architecture behavioral of entity Division [division_default]
Compiling architecture behavioral of entity Modulo [modulo_default]
Compiling architecture behavioral of entity Remote_Lab [remote_lab_default]
Compiling architecture behavioral of entity prac1_top [prac1_top_default]
Compiling architecture behavioral of entity prac1_top_prac1_top_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 31 sub-compilation(s) to finish...
Compiled 132 VHDL Units
Built simulation executable C:/Users/albertod/Documents/_Doc_/Xilinx/ssee_prac1_rl_2022/prac1_top_prac1_top_sch_tb_isim_beh.exe
Fuse Memory Usage: 69848 KB
Fuse CPU Usage: 1765 ms
