
*** Running vivado
    with args -log riscv_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_top.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 490.055 ; gain = 179.887
Command: link_design -top riscv_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 919.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ACER/Downloads/verilog/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [C:/Users/ACER/Downloads/verilog/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1061.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

The system cannot find the path specified.
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1061.215 ; gain = 571.160
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1085.156 ; gain = 23.941

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8f40f329

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1636.414 ; gain = 551.258

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 8f40f329

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2003.992 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 8f40f329

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2003.992 ; gain = 0.000
Phase 1 Initialization | Checksum: 8f40f329

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2003.992 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 8f40f329

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2003.992 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 8f40f329

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 2003.992 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 8f40f329

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 2003.992 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: c7340694

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 2003.992 ; gain = 0.000
Retarget | Checksum: c7340694
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 178992705

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 2003.992 ; gain = 0.000
Constant propagation | Checksum: 178992705
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1578b36e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 2003.992 ; gain = 0.000
Sweep | Checksum: 1578b36e3
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1578b36e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 2003.992 ; gain = 0.000
BUFG optimization | Checksum: 1578b36e3
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1578b36e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.387 . Memory (MB): peak = 2003.992 ; gain = 0.000
Shift Register Optimization | Checksum: 1578b36e3
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1578b36e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.398 . Memory (MB): peak = 2003.992 ; gain = 0.000
Post Processing Netlist | Checksum: 1578b36e3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 180de9a6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 2003.992 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2003.992 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 180de9a6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 2003.992 ; gain = 0.000
Phase 9 Finalization | Checksum: 180de9a6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 2003.992 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 180de9a6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.457 . Memory (MB): peak = 2003.992 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2003.992 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 180de9a6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2097.160 ; gain = 0.000
Ending Power Optimization Task | Checksum: 180de9a6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.160 ; gain = 93.168

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 180de9a6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2097.160 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2097.160 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 180de9a6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2097.160 ; gain = 1035.945
INFO: [runtcl-4] Executing : report_drc -file riscv_top_drc_opted.rpt -pb riscv_top_drc_opted.pb -rpx riscv_top_drc_opted.rpx
Command: report_drc -file riscv_top_drc_opted.rpt -pb riscv_top_drc_opted.pb -rpx riscv_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2097.160 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2097.160 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.160 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2097.160 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.160 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2097.160 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2097.160 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 109b81e28

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2097.160 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a14567ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.667 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15182dc5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15182dc5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.160 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15182dc5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a12feabb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1334d18b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1334d18b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18cc2808c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 10 LUTNM shape to break, 6 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 9, total 10, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 12 nets or LUTs. Breaked 10 LUTs, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 1 candidate cell for BRAM register optimization
INFO: [Physopt 32-666] Processed cell imem/instruction_reg. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2097.160 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           10  |              2  |                    12  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |              2  |                    12  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b1176b86

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2097.160 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: f8e2bb78

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2097.160 ; gain = 0.000
Phase 2 Global Placement | Checksum: f8e2bb78

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e4c3040f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14da5796d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 160321944

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a33a0caa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 148583988

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 164f2fb50

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e218535d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21b01bd6c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 147b3e30b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2097.160 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 147b3e30b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21d45e300

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.499 | TNS=-743.386 |
Phase 1 Physical Synthesis Initialization | Checksum: 21a4911eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21a4911eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.363 . Memory (MB): peak = 2097.160 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 21d45e300

Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.828. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15e758163

Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2097.160 ; gain = 0.000

Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2097.160 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15e758163

Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15e758163

Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15e758163

Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2097.160 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 15e758163

Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2097.160 ; gain = 0.000

Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2097.160 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ab4fb621

Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2097.160 ; gain = 0.000
Ending Placer Task | Checksum: 8d432792

Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2097.160 ; gain = 0.000
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file riscv_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file riscv_top_utilization_placed.rpt -pb riscv_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2097.160 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.512 . Memory (MB): peak = 2097.160 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.160 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2097.160 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2097.160 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2097.160 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.603 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.923 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.95s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2097.160 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-395.172 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c3c07b4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.501 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-395.172 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1c3c07b4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.520 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-395.172 |
INFO: [Physopt 32-663] Processed net p_0_in1_in[0].  Re-placed instance if_id_instr_reg[12]
INFO: [Physopt 32-735] Processed net p_0_in1_in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.828 | TNS=-394.830 |
INFO: [Physopt 32-663] Processed net p_0_in1_in[1].  Re-placed instance if_id_instr_reg[13]
INFO: [Physopt 32-735] Processed net p_0_in1_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-394.374 |
INFO: [Physopt 32-663] Processed net if_id_instr_reg_n_0_[6].  Re-placed instance if_id_instr_reg[6]
INFO: [Physopt 32-735] Processed net if_id_instr_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-394.048 |
INFO: [Physopt 32-663] Processed net if_id_instr_reg_n_0_[7].  Re-placed instance if_id_instr_reg[7]
INFO: [Physopt 32-735] Processed net if_id_instr_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-393.722 |
INFO: [Physopt 32-663] Processed net if_id_instr_reg_n_0_[8].  Re-placed instance if_id_instr_reg[8]
INFO: [Physopt 32-735] Processed net if_id_instr_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-393.396 |
INFO: [Physopt 32-663] Processed net if_id_instr_reg_n_0_[9].  Re-placed instance if_id_instr_reg[9]
INFO: [Physopt 32-735] Processed net if_id_instr_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-393.325 |
INFO: [Physopt 32-663] Processed net if_id_pc[0].  Re-placed instance if_id_pc_reg[0]
INFO: [Physopt 32-735] Processed net if_id_pc[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-393.051 |
INFO: [Physopt 32-663] Processed net if_id_pc[10].  Re-placed instance if_id_pc_reg[10]
INFO: [Physopt 32-735] Processed net if_id_pc[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-392.777 |
INFO: [Physopt 32-663] Processed net if_id_pc[11].  Re-placed instance if_id_pc_reg[11]
INFO: [Physopt 32-735] Processed net if_id_pc[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-392.503 |
INFO: [Physopt 32-663] Processed net if_id_pc[12].  Re-placed instance if_id_pc_reg[12]
INFO: [Physopt 32-735] Processed net if_id_pc[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-392.229 |
INFO: [Physopt 32-663] Processed net if_id_pc[13].  Re-placed instance if_id_pc_reg[13]
INFO: [Physopt 32-735] Processed net if_id_pc[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-391.955 |
INFO: [Physopt 32-663] Processed net if_id_pc[14].  Re-placed instance if_id_pc_reg[14]
INFO: [Physopt 32-735] Processed net if_id_pc[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-391.681 |
INFO: [Physopt 32-663] Processed net if_id_pc[15].  Re-placed instance if_id_pc_reg[15]
INFO: [Physopt 32-735] Processed net if_id_pc[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-391.407 |
INFO: [Physopt 32-663] Processed net if_id_pc[16].  Re-placed instance if_id_pc_reg[16]
INFO: [Physopt 32-735] Processed net if_id_pc[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-391.367 |
INFO: [Physopt 32-702] Processed net if_id_pc[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net id_ex_rs2_addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/flush_id_ex. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/instruction_reg_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/id_ex_func7[6]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/D[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/_inferred__0/i__carry__4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/i__carry__2_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/alu_src_b_final[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hdu/ex_mem_alu_result_reg[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/forward_b1__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/ex_mem_rs2[31]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net imem/SR[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-391.367 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2097.160 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 20fbcb7c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2097.160 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.698 | TNS=-391.367 |
INFO: [Physopt 32-702] Processed net if_id_pc[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net id_ex_rs2_addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net imem/SR[0]. Critical path length was reduced through logic transformation on cell imem/instruction_reg_i_3_comp.
INFO: [Physopt 32-735] Processed net alu_main/flush_id_ex. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.696 | TNS=-374.666 |
INFO: [Physopt 32-702] Processed net imem/if_instr[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mem_wb_rd[0].  Re-placed instance mem_wb_rd_reg[0]
INFO: [Physopt 32-735] Processed net mem_wb_rd[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.693 | TNS=-377.488 |
INFO: [Physopt 32-663] Processed net sel0[7].  Re-placed instance id_ex_func3_reg[0]
INFO: [Physopt 32-735] Processed net sel0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.693 | TNS=-377.009 |
INFO: [Physopt 32-663] Processed net sel0[3].  Re-placed instance id_ex_func7_reg[3]
INFO: [Physopt 32-735] Processed net sel0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.693 | TNS=-376.530 |
INFO: [Physopt 32-663] Processed net sel0[6].  Re-placed instance id_ex_func7_reg[6]
INFO: [Physopt 32-735] Processed net sel0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.693 | TNS=-376.051 |
INFO: [Physopt 32-663] Processed net id_ex_rs2[21].  Re-placed instance id_ex_rs2_reg[21]
INFO: [Physopt 32-735] Processed net id_ex_rs2[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.693 | TNS=-375.367 |
INFO: [Physopt 32-663] Processed net id_ex_rs2[5].  Re-placed instance id_ex_rs2_reg[5]
INFO: [Physopt 32-735] Processed net id_ex_rs2[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.692 | TNS=-374.683 |
INFO: [Physopt 32-663] Processed net mem_wb_rd[0].  Re-placed instance mem_wb_rd_reg[0]
INFO: [Physopt 32-735] Processed net mem_wb_rd[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.672 | TNS=-366.414 |
INFO: [Physopt 32-81] Processed net mem_wb_rd[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mem_wb_rd[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.667 | TNS=-364.524 |
INFO: [Physopt 32-81] Processed net mem_wb_jal. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mem_wb_jal. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.662 | TNS=-363.630 |
INFO: [Physopt 32-81] Processed net mem_wb_rd[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mem_wb_rd[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.616 | TNS=-353.773 |
INFO: [Physopt 32-702] Processed net mem_wb_rd[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net hdu/id_ex_pc_reg[30][5]. Critical path length was reduced through logic transformation on cell hdu/instruction_reg_i_8_comp.
INFO: [Physopt 32-735] Processed net alu_main/flush_id_ex. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.611 | TNS=-353.898 |
INFO: [Physopt 32-663] Processed net imem/pc_reg[31]_0[7].  Re-placed instance imem/pc_reg[7]
INFO: [Physopt 32-735] Processed net imem/pc_reg[31]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.590 | TNS=-353.285 |
INFO: [Physopt 32-663] Processed net id_ex_imm[0].  Re-placed instance id_ex_imm_reg[0]
INFO: [Physopt 32-735] Processed net id_ex_imm[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.590 | TNS=-353.348 |
INFO: [Physopt 32-663] Processed net id_ex_imm[11].  Re-placed instance id_ex_imm_reg[11]
INFO: [Physopt 32-735] Processed net id_ex_imm[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.590 | TNS=-353.283 |
INFO: [Physopt 32-663] Processed net id_ex_imm[12].  Re-placed instance id_ex_imm_reg[12]
INFO: [Physopt 32-735] Processed net id_ex_imm[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.590 | TNS=-353.055 |
INFO: [Physopt 32-663] Processed net id_ex_imm[13].  Re-placed instance id_ex_imm_reg[13]
INFO: [Physopt 32-735] Processed net id_ex_imm[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.590 | TNS=-352.827 |
INFO: [Physopt 32-663] Processed net id_ex_imm[2].  Re-placed instance id_ex_imm_reg[2]
INFO: [Physopt 32-735] Processed net id_ex_imm[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.580 | TNS=-352.599 |
INFO: [Physopt 32-702] Processed net id_ex_imm[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/flush_id_ex. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/instruction_reg_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net alu_main/id_ex_func7[6]_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net alu_main/id_ex_func7[6]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_main/id_ex_func7[6]_i_7_n_0. Critical path length was reduced through logic transformation on cell alu_main/id_ex_func7[6]_i_7_comp.
INFO: [Physopt 32-735] Processed net alu_main/D[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.557 | TNS=-351.200 |
INFO: [Physopt 32-81] Processed net ex_mem_alu_result[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net ex_mem_alu_result[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.552 | TNS=-349.330 |
INFO: [Physopt 32-134] Processed net alu_main/id_ex_func7[6]_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net alu_main/id_ex_func7[6]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.529 | TNS=-347.359 |
INFO: [Physopt 32-663] Processed net id_ex_pc_plus4[1].  Re-placed instance id_ex_pc_plus4_reg[1]
INFO: [Physopt 32-735] Processed net id_ex_pc_plus4[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.529 | TNS=-346.745 |
INFO: [Physopt 32-663] Processed net id_ex_pc_plus4[2].  Re-placed instance id_ex_pc_plus4_reg[2]
INFO: [Physopt 32-735] Processed net id_ex_pc_plus4[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.529 | TNS=-346.131 |
INFO: [Physopt 32-663] Processed net id_ex_pc_plus4[3].  Re-placed instance id_ex_pc_plus4_reg[3]
INFO: [Physopt 32-735] Processed net id_ex_pc_plus4[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.529 | TNS=-345.551 |
INFO: [Physopt 32-663] Processed net id_ex_pc_plus4[4].  Re-placed instance id_ex_pc_plus4_reg[4]
INFO: [Physopt 32-735] Processed net id_ex_pc_plus4[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.526 | TNS=-344.971 |
INFO: [Physopt 32-663] Processed net sel0[4].  Re-placed instance id_ex_func7_reg[4]
INFO: [Physopt 32-735] Processed net sel0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.514 | TNS=-344.508 |
INFO: [Physopt 32-134] Processed net alu_main/id_ex_func7[6]_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net alu_main/id_ex_func7[6]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.507 | TNS=-343.020 |
INFO: [Physopt 32-663] Processed net sel0[9].  Re-placed instance id_ex_func3_reg[2]
INFO: [Physopt 32-735] Processed net sel0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.507 | TNS=-342.576 |
INFO: [Physopt 32-663] Processed net sel0[2].  Re-placed instance id_ex_func7_reg[2]
INFO: [Physopt 32-735] Processed net sel0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.507 | TNS=-342.215 |
INFO: [Physopt 32-702] Processed net sel0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net alu_main/id_ex_func7[6]_i_11_0.  Re-placed instance alu_main/id_ex_func7[6]_i_2
INFO: [Physopt 32-735] Processed net alu_main/id_ex_func7[6]_i_11_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.484 | TNS=-305.354 |
INFO: [Physopt 32-134] Processed net alu_main/id_ex_func7[6]_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net alu_main/id_ex_func7[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_main/id_ex_func7[6]_i_9_n_0. Critical path length was reduced through logic transformation on cell alu_main/id_ex_func7[6]_i_9_comp.
INFO: [Physopt 32-735] Processed net alu_main/D[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.482 | TNS=-305.249 |
INFO: [Physopt 32-702] Processed net alu_main/D[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/_inferred__0/i__carry__4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/_inferred__0/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/i__carry__3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/alu_src_b_final[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hdu/ex_mem_alu_result_reg[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/forward_b2__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/mem_wb_rd_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net id_ex_imm[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem_wb_rd[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/flush_id_ex. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/instruction_reg_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/id_ex_func7[6]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/D[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/_inferred__0/i__carry__4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/i__carry__3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/alu_src_b_final[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net hdu/ex_mem_alu_result_reg[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/forward_b2__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/mem_wb_rd_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_main/if_id_instr_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.482 | TNS=-305.249 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2097.160 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 20fbcb7c8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2097.160 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.482 | TNS=-305.249 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.346  |         89.923  |            7  |              0  |                    45  |           0  |           2  |  00:00:17  |
|  Total          |          0.346  |         89.923  |            7  |              0  |                    45  |           0  |           3  |  00:00:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2097.160 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1eb5523ba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
285 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2097.160 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2107.281 ; gain = 4.934
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.429 . Memory (MB): peak = 2107.281 ; gain = 3.977
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.281 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2107.281 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2107.281 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2107.281 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.508 . Memory (MB): peak = 2107.281 ; gain = 4.934
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6ccce36f ConstDB: 0 ShapeSum: c1445457 RouteDB: 0
Post Restoration Checksum: NetGraph: b9428cd9 | NumContArr: b17e3c27 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f012be3a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 2238.207 ; gain = 115.797

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f012be3a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 2238.207 ; gain = 115.797

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f012be3a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 2238.207 ; gain = 115.797
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e8e030e6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 2256.609 ; gain = 134.199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.317 | TNS=-253.718| WHS=-0.227 | THS=-82.273|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2376
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2376
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b6726a3a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2260.316 ; gain = 137.906

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b6726a3a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2260.316 ; gain = 137.906

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2442b68ef

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 2281.906 ; gain = 159.496
Phase 3 Initial Routing | Checksum: 2442b68ef

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 2281.906 ; gain = 159.496
INFO: [Route 35-580] Design has 732 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=========================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                     |
+====================+===================+=========================================+
| sys_clk_pin        | sys_clk_pin       | dmem/mem_reg_0_255_25_25/RAMS64E_A/ADR1 |
| sys_clk_pin        | sys_clk_pin       | dmem/mem_reg_0_255_25_25/RAMS64E_A/ADR0 |
| sys_clk_pin        | sys_clk_pin       | dmem/mem_reg_0_255_25_25/RAMS64E_B/ADR1 |
| sys_clk_pin        | sys_clk_pin       | dmem/mem_reg_0_255_25_25/RAMS64E_B/ADR0 |
| sys_clk_pin        | sys_clk_pin       | dmem/mem_reg_0_255_25_25/RAMS64E_C/ADR1 |
+--------------------+-------------------+-----------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1083
 Number of Nodes with overlaps = 442
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.519 | TNS=-587.830| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 154816e8d

Time (s): cpu = 00:01:16 ; elapsed = 00:01:11 . Memory (MB): peak = 2282.438 ; gain = 160.027

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.312 | TNS=-510.877| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24ac72740

Time (s): cpu = 00:01:23 ; elapsed = 00:01:23 . Memory (MB): peak = 2282.438 ; gain = 160.027

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.243 | TNS=-524.996| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1dc5be81e

Time (s): cpu = 00:01:30 ; elapsed = 00:01:36 . Memory (MB): peak = 2282.438 ; gain = 160.027

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.599 | TNS=-547.210| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1dc9edc88

Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 2282.438 ; gain = 160.027
Phase 4 Rip-up And Reroute | Checksum: 1dc9edc88

Time (s): cpu = 00:01:45 ; elapsed = 00:01:57 . Memory (MB): peak = 2282.438 ; gain = 160.027

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14443163b

Time (s): cpu = 00:01:46 ; elapsed = 00:01:57 . Memory (MB): peak = 2282.438 ; gain = 160.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.229 | TNS=-515.685| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1ce0fecbc

Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 2282.438 ; gain = 160.027

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ce0fecbc

Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 2282.438 ; gain = 160.027
Phase 5 Delay and Skew Optimization | Checksum: 1ce0fecbc

Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 2282.438 ; gain = 160.027

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1be33b685

Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 2282.438 ; gain = 160.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.200 | TNS=-513.890| WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1be33b685

Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 2282.438 ; gain = 160.027
Phase 6 Post Hold Fix | Checksum: 1be33b685

Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 2282.438 ; gain = 160.027

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.982862 %
  Global Horizontal Routing Utilization  = 1.23124 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1be33b685

Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 2282.438 ; gain = 160.027

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1be33b685

Time (s): cpu = 00:01:46 ; elapsed = 00:01:58 . Memory (MB): peak = 2282.438 ; gain = 160.027

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1db2daca3

Time (s): cpu = 00:01:47 ; elapsed = 00:01:59 . Memory (MB): peak = 2282.438 ; gain = 160.027

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.200 | TNS=-513.890| WHS=0.077  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1db2daca3

Time (s): cpu = 00:01:47 ; elapsed = 00:01:59 . Memory (MB): peak = 2282.438 ; gain = 160.027
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1d0e6964f

Time (s): cpu = 00:01:47 ; elapsed = 00:01:59 . Memory (MB): peak = 2282.438 ; gain = 160.027
Ending Routing Task | Checksum: 1d0e6964f

Time (s): cpu = 00:01:47 ; elapsed = 00:01:59 . Memory (MB): peak = 2282.438 ; gain = 160.027

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
306 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:50 ; elapsed = 00:02:10 . Memory (MB): peak = 2282.438 ; gain = 175.156
INFO: [runtcl-4] Executing : report_drc -file riscv_top_drc_routed.rpt -pb riscv_top_drc_routed.pb -rpx riscv_top_drc_routed.rpx
Command: report_drc -file riscv_top_drc_routed.rpt -pb riscv_top_drc_routed.pb -rpx riscv_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file riscv_top_methodology_drc_routed.rpt -pb riscv_top_methodology_drc_routed.pb -rpx riscv_top_methodology_drc_routed.rpx
Command: report_methodology -file riscv_top_methodology_drc_routed.rpt -pb riscv_top_methodology_drc_routed.pb -rpx riscv_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
Command: report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
316 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file riscv_top_route_status.rpt -pb riscv_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file riscv_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file riscv_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file riscv_top_bus_skew_routed.rpt -pb riscv_top_bus_skew_routed.pb -rpx riscv_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2282.438 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.486 . Memory (MB): peak = 2282.438 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2282.438 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2282.438 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2282.438 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2282.438 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 2282.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/RISC_V_With_Hazards/RISC_V_With_Hazards.runs/impl_1/riscv_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 10 11:24:39 2026...
