<!doctype html>
<html class="no-js" lang="en" data-content_root="./">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<link rel="index" title="Index" href="genindex.html" /><link rel="search" title="Search" href="search.html" /><link rel="next" title="Using sby" href="usage.html" /><link rel="prev" title="Installation guide" href="install.html" />

    <link rel="shortcut icon" href="_static/yshq_favicon.png"/><!-- Generated with Sphinx 8.2.3 and Furo 2025.04.22.dev1 -->
        <title>Getting started - YosysHQ SBY documentation</title>
      <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=d111a655" />
    <link rel="stylesheet" type="text/css" href="_static/styles/furo-ys.css?v=5cc2bdad" />
    <link rel="stylesheet" type="text/css" href="_static/styles/furo-extensions.css?v=8dab3a3b" />
    <link rel="stylesheet" type="text/css" href="_static/custom.css?v=883c87dd" />
    
    


<style>
  body {
    --color-code-background: #f2f2f2;
  --color-code-foreground: #1e1e1e;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #2b2b2b;
  --color-code-foreground: #f8f8f2;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #2b2b2b;
  --color-code-foreground: #f8f8f2;
  
      }
    }
  }
</style><script async type="text/javascript" src="/_/static/javascript/readthedocs-addons.js"></script><meta name="readthedocs-project-slug" content="yosyshq-sby" /><meta name="readthedocs-version-slug" content="latest" /><meta name="readthedocs-resolver-filename" content="/quickstart.html" /><meta name="readthedocs-http-status" content="200" /></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-with-moon" viewBox="0 0 24 24">
    <title>Auto light/dark, in light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path style="opacity: 50%" d="M 5.411 14.504 C 5.471 14.504 5.532 14.504 5.591 14.504 C 3.639 16.319 4.383 19.569 6.931 20.352 C 7.693 20.586 8.512 20.551 9.25 20.252 C 8.023 23.207 4.056 23.725 2.11 21.184 C 0.166 18.642 1.702 14.949 4.874 14.536 C 5.051 14.512 5.231 14.5 5.411 14.5 L 5.411 14.504 Z"/>
      <line x1="14.5" y1="3.25" x2="14.5" y2="1.25"/>
      <line x1="14.5" y1="15.85" x2="14.5" y2="17.85"/>
      <line x1="10.044" y1="5.094" x2="8.63" y2="3.68"/>
      <line x1="19" y1="14.05" x2="20.414" y2="15.464"/>
      <line x1="8.2" y1="9.55" x2="6.2" y2="9.55"/>
      <line x1="20.8" y1="9.55" x2="22.8" y2="9.55"/>
      <line x1="10.044" y1="14.006" x2="8.63" y2="15.42"/>
      <line x1="19" y1="5.05" x2="20.414" y2="3.636"/>
      <circle cx="14.5" cy="9.55" r="3.6"/>
    </svg>
  </symbol>
  <symbol id="svg-moon-with-sun" viewBox="0 0 24 24">
    <title>Auto light/dark, in dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path d="M 8.282 7.007 C 8.385 7.007 8.494 7.007 8.595 7.007 C 5.18 10.184 6.481 15.869 10.942 17.24 C 12.275 17.648 13.706 17.589 15 17.066 C 12.851 22.236 5.91 23.143 2.505 18.696 C -0.897 14.249 1.791 7.786 7.342 7.063 C 7.652 7.021 7.965 7 8.282 7 L 8.282 7.007 Z"/>
      <line style="opacity: 50%" x1="18" y1="3.705" x2="18" y2="2.5"/>
      <line style="opacity: 50%" x1="18" y1="11.295" x2="18" y2="12.5"/>
      <line style="opacity: 50%" x1="15.316" y1="4.816" x2="14.464" y2="3.964"/>
      <line style="opacity: 50%" x1="20.711" y1="10.212" x2="21.563" y2="11.063"/>
      <line style="opacity: 50%" x1="14.205" y1="7.5" x2="13.001" y2="7.5"/>
      <line style="opacity: 50%" x1="21.795" y1="7.5" x2="23" y2="7.5"/>
      <line style="opacity: 50%" x1="15.316" y1="10.184" x2="14.464" y2="11.036"/>
      <line style="opacity: 50%" x1="20.711" y1="4.789" x2="21.563" y2="3.937"/>
      <circle style="opacity: 50%" cx="18" cy="7.5" r="2.169"/>
    </svg>
  </symbol>
  <symbol id="svg-pencil" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-pencil-code">
      <path d="M4 20h4l10.5 -10.5a2.828 2.828 0 1 0 -4 -4l-10.5 10.5v4" />
      <path d="M13.5 6.5l4 4" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
  <symbol id="svg-eye" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-eye-code">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M10 12a2 2 0 1 0 4 0a2 2 0 0 0 -4 0" />
      <path
        d="M11.11 17.958c-3.209 -.307 -5.91 -2.293 -8.11 -5.958c2.4 -4 5.4 -6 9 -6c3.6 0 6.6 2 9 6c-.21 .352 -.427 .688 -.647 1.008" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>

<a class="skip-to-content muted-link" href="#furo-main-content">Skip to content</a>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="index.html"><div class="brand">YosysHQ SBY  documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
          <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand"
   title="External link to https://yosyshq.readthedocs.io"
   href="https://yosyshq.readthedocs.io"><div class="sidebar-logo-container">
    <img class="sidebar-logo" src="_static/yshq_logo.png" alt="Main Brand Logo"/>
  </div>
  
  
  
</a><form class="sidebar-search-container" method="get" action="search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="install.html">Installation guide</a></li>
<li class="toctree-l1 current current-page"><a class="current reference internal" href="#">Getting started</a></li>
<li class="toctree-l1"><a class="reference internal" href="usage.html">Using <cite>sby</cite></a></li>
<li class="toctree-l1"><a class="reference internal" href="reference.html">Reference for .sby file format</a></li>
<li class="toctree-l1"><a class="reference internal" href="autotune.html">Autotune: Automatic Engine Selection</a></li>
<li class="toctree-l1"><a class="reference internal" href="verilog.html">Formal extensions to Verilog</a></li>
<li class="toctree-l1"><a class="reference internal" href="verific.html">SystemVerilog, VHDL, SVA</a></li>
<li class="toctree-l1"><a class="reference internal" href="license.html">SymbiYosys license</a></li>
</ul>

</div>
</div>

      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          <div class="view-this-page">
  <a class="muted-link" href="_sources/quickstart.rst.txt" title="View this page">
    <svg><use href="#svg-eye"></use></svg>
    <span class="visually-hidden">View this page</span>
  </a>
</div>
<div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
              <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main" id="furo-main-content">
          <section id="getting-started">
<h1>Getting started<a class="headerlink" href="#getting-started" title="Link to this heading">¶</a></h1>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>This tutorial assumes sby and boolector installation as per the
<a class="reference internal" href="install.html#install-doc"><span class="std std-ref">Installation guide</span></a>.  For this tutorial, it is also recommended to install
<a class="reference external" href="http://gtkwave.sourceforge.net/">GTKWave</a>, an open source VCD viewer.
<a class="reference external" href="https://github.com/YosysHQ/sby/tree/master/docs/examples/fifo">Source files used in this tutorial</a> can be
found on the sby git, under <code class="docutils literal notranslate"><span class="pre">docs/examples/fifo</span></code>.</p>
</div>
<section id="first-in-first-out-fifo-buffer">
<h2>First In, First Out (FIFO) buffer<a class="headerlink" href="#first-in-first-out-fifo-buffer" title="Link to this heading">¶</a></h2>
<p>From <a class="reference external" href="https://en.wikipedia.org/wiki/FIFO_(computing_and_electronics)">Wikipedia</a>,
a FIFO is</p>
<blockquote>
<div><p>a method for organizing the manipulation of a data structure (often,
specifically a data buffer) where the oldest (first) entry, or “head” of the
queue, is processed first.</p>
<p>Such processing is analogous to servicing people in a queue area on a
first-come, first-served (FCFS) basis, i.e. in the same sequence in which
they arrive at the queue’s tail.</p>
</div></blockquote>
<p>In hardware we can create such a construct by providing two addresses into a
register file.  This tutorial will use an example implementation provided in
<cite>fifo.sv</cite>.</p>
<p>First, the address generator module:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// address generator/counter</span>
<span class="k">module</span><span class="w"> </span><span class="n">addr_gen</span><span class="w"> </span>
<span class="p">#(</span><span class="w">  </span><span class="k">parameter</span><span class="w"> </span><span class="n">MAX_DATA</span><span class="o">=</span><span class="mi">16</span>
<span class="p">)</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="k">input</span><span class="w"> </span><span class="n">en</span><span class="p">,</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">addr</span>
<span class="p">);</span>
<span class="w">    </span><span class="k">initial</span><span class="w"> </span><span class="n">addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>

<span class="w">    </span><span class="c1">// async reset</span>
<span class="w">    </span><span class="c1">// increment address when enabled</span>
<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">rst</span><span class="p">)</span>
<span class="w">            </span><span class="n">addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
<span class="w">        </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">en</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">addr</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">MAX_DATA</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span>
<span class="w">                </span><span class="n">addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
<span class="w">            </span><span class="k">else</span>
<span class="w">                </span><span class="n">addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">addr</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="k">endmodule</span>
</pre></div>
</div>
<p>This module is instantiated twice; once for the write address and once for the
read address.  In both cases, the address will start at and reset to 0, and will
increment by 1 when an enable signal is received.  When the address pointers
increment from the maximum storage value they reset back to 0, providing a
circular queue.</p>
<p>Next, the register file:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// fifo storage</span>
<span class="c1">// async read, sync write</span>
<span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">waddr</span><span class="p">,</span><span class="w"> </span><span class="n">raddr</span><span class="p">;</span>
<span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">data</span><span class="w"> </span><span class="p">[</span><span class="n">MAX_DATA</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">wen</span><span class="p">)</span><span class="w"> </span>
<span class="w">        </span><span class="n">data</span><span class="p">[</span><span class="n">waddr</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">wdata</span><span class="p">;</span>
<span class="k">assign</span><span class="w"> </span><span class="n">rdata</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">data</span><span class="p">[</span><span class="n">raddr</span><span class="p">];</span>
</pre></div>
</div>
<p>Notice that this register design includes a synchronous write and asynchronous
read.  Each word is 8 bits, and up to 16 words can be stored in the buffer.</p>
</section>
<section id="verification-properties">
<h2>Verification properties<a class="headerlink" href="#verification-properties" title="Link to this heading">¶</a></h2>
<p>In order to verify our design we must first define properties that it must
satisfy.  For example, there must never be more than there is memory available.
By assigning a signal to count the number of values in the buffer, we can make
the following assertion in the code:</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="nl">a_oflow:</span><span class="w">  </span><span class="k">assert</span><span class="w"> </span><span class="p">(</span><span class="n">count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">MAX_DATA</span><span class="p">);</span>
</pre></div>
</div>
<p>It is also possible to use the prior value of a signal for comparison.  This can
be used, for example, to ensure that the count is only able to increase or
decrease by 1.  A case must be added to handle resetting the count directly to
0, as well as if the count does not change.  This can be seen in the following
code; at least one of these conditions must be true at all times if our design
is to be correct.</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="nl">a_counts:</span><span class="w"> </span><span class="k">assert</span><span class="w"> </span><span class="p">(</span><span class="n">count</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">0</span>
<span class="w">               </span><span class="o">||</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="p">$</span><span class="n">past</span><span class="p">(</span><span class="n">count</span><span class="p">)</span>
<span class="w">               </span><span class="o">||</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="p">$</span><span class="n">past</span><span class="p">(</span><span class="n">count</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span>
<span class="w">               </span><span class="o">||</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="p">$</span><span class="n">past</span><span class="p">(</span><span class="n">count</span><span class="p">)</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">1</span><span class="p">);</span>
</pre></div>
</div>
<p>As our count signal is used independently of the read and write pointers, we
must verify that the count is always correct.  While the write pointer will
always be at the same point or <em>after</em> the read pointer, the circular buffer
means that the write <em>address</em> could wrap around and appear <em>less than</em> the read
address.  So we must first perform some simple arithmetic to find the absolute
difference in addresses, and then compare with the count signal.</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">assign</span><span class="w"> </span><span class="n">addr_diff</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">waddr</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">raddr</span><span class="w"> </span>
<span class="w">                 </span><span class="o">?</span><span class="w"> </span><span class="n">waddr</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">raddr</span><span class="w"> </span>
<span class="w">                 </span><span class="o">:</span><span class="w"> </span><span class="n">waddr</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">MAX_DATA</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">raddr</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="nl">a_count_diff:</span><span class="w"> </span><span class="k">assert</span><span class="w"> </span><span class="p">(</span><span class="n">count</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">addr_diff</span><span class="w"> </span>
<span class="w">                   </span><span class="o">||</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">MAX_DATA</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">addr_diff</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
</pre></div>
</div>
</section>
<section id="symbiyosys">
<h2>SymbiYosys<a class="headerlink" href="#symbiyosys" title="Link to this heading">¶</a></h2>
<p>SymbiYosys (sby) uses a .sby file to define a set of tasks used for
verification.</p>
<dl class="simple">
<dt><strong>basic</strong></dt><dd><p>Bounded model check of design.</p>
</dd>
<dt><strong>nofullskip</strong></dt><dd><p>Demonstration of failing model using an unbounded model check.</p>
</dd>
<dt><strong>cover</strong></dt><dd><p>Cover mode (testing cover statements).</p>
</dd>
<dt><strong>noverific</strong></dt><dd><p>Test fallback to default Verilog frontend.</p>
</dd>
</dl>
<p>The use of the <code class="docutils literal notranslate"><span class="pre">:default</span></code> tag indicates that by default, basic and cover
should be run if no tasks are specified, such as when running the command below.</p>
<blockquote>
<div><p>sby fifo.sby</p>
</div></blockquote>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The default set of tests should all pass.  If this is not the case there may
be a problem with the installation of sby or one of its solvers.</p>
</div>
<p>To see what happens when a test fails, the below command can be used.  Note the
use of the <code class="docutils literal notranslate"><span class="pre">-f</span></code> flag to automatically overwrite existing task output.  While
this may not be necessary on the first run, it is quite useful when making
adjustments to code and rerunning tests to validate.</p>
<blockquote>
<div><p>sby -f fifo.sby nofullskip</p>
</div></blockquote>
<p>The nofullskip task disables the code shown below.  Because the count signal has
been written such that it cannot exceed MAX_DATA, removing this code will lead
to the <code class="docutils literal notranslate"><span class="pre">a_count_diff</span></code> assertion failing.  Without this assertion, there is no
guarantee that data will be read in the same order it was written should an
overflow occur and the oldest data be written.</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="no">`ifndef</span><span class="w"> </span><span class="n">NO_FULL_SKIP</span>
<span class="w">    </span><span class="c1">// write while full =&gt; overwrite oldest data, move read pointer</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">rskip</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">wen</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">ren</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">data_count</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">MAX_DATA</span><span class="p">;</span>
<span class="w">    </span><span class="c1">// read while empty =&gt; read invalid data, keep write pointer in sync</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">wskip</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ren</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">wen</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">data_count</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
<span class="no">`endif</span><span class="w"> </span><span class="c1">// NO_FULL_SKIP</span>
</pre></div>
</div>
<p>The last few lines of output for the nofullskip task should be similar to the
following:</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>SBY [fifo_nofullskip] engine_0.basecase: ##  Assert failed in fifo: a_count_diff
SBY [fifo_nofullskip] engine_0.basecase: ##  Writing trace to VCD file: engine_0/trace.vcd
SBY [fifo_nofullskip] engine_0.basecase: ##  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY [fifo_nofullskip] engine_0.basecase: ##  Writing trace to constraints file: engine_0/trace.smtc
SBY [fifo_nofullskip] engine_0.basecase: ##  Status: failed
SBY [fifo_nofullskip] engine_0.basecase: finished (returncode=1)
SBY [fifo_nofullskip] engine_0: Status returned by engine for basecase: FAIL
SBY [fifo_nofullskip] engine_0.induction: terminating process
SBY [fifo_nofullskip] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)
SBY [fifo_nofullskip] summary: Elapsed process time unvailable on Windows
SBY [fifo_nofullskip] summary: engine_0 (smtbmc boolector) returned FAIL for basecase
SBY [fifo_nofullskip] summary: counterexample trace: fifo_nofullskip/engine_0/trace.vcd
SBY [fifo_nofullskip] DONE (FAIL, rc=2)
SBY The following tasks failed: [&#39;nofullskip&#39;]
</pre></div>
</div>
<p>Using the <code class="docutils literal notranslate"><span class="pre">noskip.gtkw</span></code> file provided, use the below command to examine the
error trace.</p>
<blockquote>
<div><p>gtkwave fifo_nofullskip/engine_0/trace.vcd noskip.gtkw</p>
</div></blockquote>
<p>This should result in something similar to the below image.  We can immediately
see that <code class="docutils literal notranslate"><span class="pre">data_count</span></code> and <code class="docutils literal notranslate"><span class="pre">addr_diff</span></code> are different.  Looking a bit deeper
we can see that in order to reach this state the read enable signal was high in
the first clock cycle while write enable is low.  This leads to an underfill
where a value is read while the buffer is empty and the read address increments
to a higher value than the write address.</p>
<img alt="_images/gtkwave_noskip.png" src="_images/gtkwave_noskip.png" />
<p>During correct operation, the <code class="docutils literal notranslate"><span class="pre">w_underfill</span></code> statement will cover the underflow
case.  Examining <code class="docutils literal notranslate"><span class="pre">fifo_cover/logfile.txt</span></code> will reveal which trace file
includes the cover statment we are looking for.  If this file doesn’t exist, run
the code below.</p>
<blockquote>
<div><p>sby fifo.sby cover</p>
</div></blockquote>
<p>Searching the file for <code class="docutils literal notranslate"><span class="pre">w_underfill</span></code> will reveal the below.</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>$ grep &quot;w_underfill&quot; fifo_cover/logfile.txt -A 1
SBY [fifo_cover] engine_0: ##  Reached cover statement at w_underfill in step 2.
SBY [fifo_cover] engine_0: ##  Writing trace to VCD file: engine_0/trace4.vcd
</pre></div>
</div>
<p>We can then run gtkwave with the trace file indicated to see the correct
operation as in the image below.  When the buffer is empty, a read with no write
will result in the <code class="docutils literal notranslate"><span class="pre">wksip</span></code> signal going high, incrementing <em>both</em> read and
write addresses and avoiding underflow.</p>
<blockquote>
<div><p>gtkwave fifo_cover/engine_0/trace4.vcd noskip.gtkw</p>
</div></blockquote>
<img alt="_images/gtkwave_coverskip.png" src="_images/gtkwave_coverskip.png" />
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Implementation of the <code class="docutils literal notranslate"><span class="pre">w_underfill</span></code> cover statement depends on whether
Verific is used or not.  See the <a class="reference internal" href="#concurrent-assertions">Concurrent assertions</a> section for more
detail.</p>
</div>
</section>
<section id="exercise">
<h2>Exercise<a class="headerlink" href="#exercise" title="Link to this heading">¶</a></h2>
<p>Adjust the <code class="docutils literal notranslate"><span class="pre">[script]</span></code> section of <code class="docutils literal notranslate"><span class="pre">fifo.sby</span></code> so that it looks like the below.</p>
<div class="highlight-sby notranslate"><div class="highlight"><pre><span></span><span class="p">[</span><span class="nc">script</span><span class="p">]</span>
<span class="nl">nofullskip</span><span class="o">:</span><span class="w"> </span><span class="k">read</span><span class="w"> </span><span class="na">-define</span><span class="w"> </span><span class="n">NO_FULL_SKIP</span><span class="o">=</span><span class="m">1</span>
<span class="nl">noverific</span><span class="o">:</span><span class="w"> </span><span class="k">read</span><span class="w"> </span><span class="na">-noverific</span>
<span class="k">read</span><span class="w"> </span><span class="na">-formal</span><span class="w"> </span><span class="n">fifo.sv</span>
<span class="k">hierarchy</span><span class="w"> </span><span class="na">-check</span><span class="w"> </span><span class="na">-top</span><span class="w"> </span><span class="n">fifo</span><span class="w"> </span><span class="na">-chparam</span><span class="w"> </span><span class="n">MAX_DATA</span><span class="w"> </span><span class="m">17</span>
<span class="k">prep</span><span class="w"> </span><span class="na">-top</span><span class="w"> </span><span class="n">fifo</span>
</pre></div>
</div>
<p>The <code class="docutils literal notranslate"><span class="pre">hierarchy</span></code> command we added changes the <code class="docutils literal notranslate"><span class="pre">MAX_DATA</span></code> parameter of the top
module to be 17.  Now run the <code class="docutils literal notranslate"><span class="pre">basic</span></code> task and see what happens.  It should
fail and give an error like <code class="docutils literal notranslate"><span class="pre">Assert</span> <span class="pre">failed</span> <span class="pre">in</span> <span class="pre">fifo:</span> <span class="pre">a_count_diff</span></code>. Can you
modify the verilog code so that it works with larger values of <code class="docutils literal notranslate"><span class="pre">MAX_DATA</span></code>
while still passing all of the tests?</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If you need a <strong>hint</strong>, try increasing the width of the address wires.  4 bits
supports up to 2<sup>4</sup>=16 addresses.  Are there other signals that
need to be wider?  Can you make the width parameterisable to support
arbitrarily large buffers?</p>
</div>
<p>Once the tests are passing with <code class="docutils literal notranslate"><span class="pre">MAX_DATA=17</span></code>, try something bigger, like 64,
or 100.  Does the <code class="docutils literal notranslate"><span class="pre">basic</span></code> task still pass?  What about <code class="docutils literal notranslate"><span class="pre">cover</span></code>?  By default,
<code class="docutils literal notranslate"><span class="pre">bmc</span></code> &amp; <code class="docutils literal notranslate"><span class="pre">cover</span></code> modes will run to a depth of 20 cycles.  If a maximum of one
value can be loaded in each cycle, how many cycles will it take to load 100
values?  Using the <a class="reference internal" href="reference.html#reference-for-sby-file-format"><span class="std std-ref">.sby reference page</span></a>,
try to increase the cover mode depth to be at least a few cycles larger than the
<code class="docutils literal notranslate"><span class="pre">MAX_DATA</span></code>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Reference files are provided in the <code class="docutils literal notranslate"><span class="pre">fifo/golden</span></code> directory, showing how
the verilog could have been modified and how a <code class="docutils literal notranslate"><span class="pre">bigtest</span></code> task could be
added.</p>
</div>
</section>
<section id="concurrent-assertions">
<h2>Concurrent assertions<a class="headerlink" href="#concurrent-assertions" title="Link to this heading">¶</a></h2>
<p>Until this point, all of the properties described have been <em>immediate</em>
assertions.  As the name suggests, immediate assertions are evaluated
immediately whereas concurrent assertions allow for the capture of sequences of
events which occur across time.  The use of concurrent assertions requires a
more advanced series of checks.</p>
<p>Compare the difference in implementation of <code class="docutils literal notranslate"><span class="pre">w_underfill</span></code> depending on the
presence of Verific.  <code class="docutils literal notranslate"><span class="pre">w_underfill</span></code> looks for a sequence of events where the
write enable is low but the write address changes in the following cycle.  This
is the expected behaviour for reading while empty and implies that the
<code class="docutils literal notranslate"><span class="pre">w_skip</span></code> signal went high.  Verific enables elaboration of SystemVerilog
Assertions (SVA) properties.  Here we use such a property, <code class="docutils literal notranslate"><span class="pre">write_skip</span></code>.</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="k">property</span><span class="w"> </span><span class="n">write_skip</span><span class="p">;</span>
<span class="w">    </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">disable</span><span class="w"> </span><span class="k">iff</span><span class="w"> </span><span class="p">(</span><span class="n">rst</span><span class="p">)</span>
<span class="w">    </span><span class="o">!</span><span class="n">wen</span><span class="w"> </span><span class="o">|=&gt;</span><span class="w"> </span><span class="p">$</span><span class="n">changed</span><span class="p">(</span><span class="n">waddr</span><span class="p">);</span>
<span class="k">endproperty</span>
<span class="nl">w_underfill:</span><span class="w"> </span><span class="k">cover</span><span class="w"> </span><span class="k">property</span><span class="w"> </span><span class="p">(</span><span class="n">write_skip</span><span class="p">);</span>
</pre></div>
</div>
<p>This property describes a <em>sequence</em> of events which occurs on the <code class="docutils literal notranslate"><span class="pre">clk</span></code>
signal and are disabled/restarted when the <code class="docutils literal notranslate"><span class="pre">rst</span></code> signal is high.  The property
first waits for a low <code class="docutils literal notranslate"><span class="pre">wen</span></code> signal, and then a change in <code class="docutils literal notranslate"><span class="pre">waddr</span></code> in the
following cycle.  <code class="docutils literal notranslate"><span class="pre">w_underfill</span></code> is then a cover of this property to verify
that it is possible.  Now look at the implementation without Verific.</p>
<div class="highlight-systemverilog notranslate"><div class="highlight"><pre><span></span><span class="kt">reg</span><span class="w"> </span><span class="n">past_nwen</span><span class="p">;</span>
<span class="k">initial</span><span class="w"> </span><span class="n">past_nwen</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
<span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">rst</span><span class="p">)</span><span class="w"> </span><span class="n">past_nwen</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="nl">w_underfill:</span><span class="w"> </span><span class="k">cover</span><span class="w"> </span><span class="p">(</span><span class="n">past_nwen</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">$</span><span class="n">changed</span><span class="p">(</span><span class="n">waddr</span><span class="p">));</span>
<span class="w">        </span><span class="n">past_nwen</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">!</span><span class="n">wen</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="k">end</span>
</pre></div>
</div>
<p>In this case we do not have access to SVA properties and are more limited in the
tools available to us.  Ideally we would use <code class="docutils literal notranslate"><span class="pre">$past</span></code> to read the value of
<code class="docutils literal notranslate"><span class="pre">wen</span></code> in the previous cycle and then check for a change in <code class="docutils literal notranslate"><span class="pre">waddr</span></code>. However,
in the first cycle of simulation, reading <code class="docutils literal notranslate"><span class="pre">$past</span></code> will return a value of
<code class="docutils literal notranslate"><span class="pre">X</span></code>.  This results in false triggers of the property so we instead implement
the <code class="docutils literal notranslate"><span class="pre">past_nwen</span></code> register which we can initialise to <code class="docutils literal notranslate"><span class="pre">0</span></code> and ensure it does
not trigger in the first cycle.</p>
<p>As verification properties become more complex and check longer sequences, the
additional effort of hand-coding without SVA properties becomes much more
difficult.  Using a parser such as Verific supports these checks <em>without</em>
having to write out potentially complicated state machines. Verific is included
for use in the <em>Tabby CAD Suite</em>.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The Verific frontend for Yosys requires the commercial <a class="reference external" href="https://www.yosyshq.com/tabby-cad-datasheet">Tabby CAD Suite</a>.
This is not the same as simply having a Verific license when using Yosys.</p>
</div>
</section>
<section id="further-information">
<h2>Further information<a class="headerlink" href="#further-information" title="Link to this heading">¶</a></h2>
<p>For more information on the uses of assertions and the difference between
immediate and concurrent assertions, refer to appnote 109: <a class="reference external" href="https://yosyshq.readthedocs.io/projects/ap109/en/latest/">Property Checking
with SystemVerilog Assertions</a>.</p>
</section>
</section>

        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="usage.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title">Using <cite>sby</cite></div>
              </div>
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="install.html">
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title">Installation guide</div>
                
              </div>
            </a>
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; 2023 YosysHQ GmbH
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
          YosysHQ
          </span>
        </div>
        <div class="toc-tree-container yosyshq-links" style="padding-bottom: 0">
          <div class="toc-tree">
            <ul>
              <li></li>
              <li><a class="reference external" href="https://yosyshq.readthedocs.io">Docs</a></li>
              <li><a class="reference external" href="https://blog.yosyshq.com">Blog</a></li>
              <li><a class="reference external" href="https://www.yosyshq.com">Website</a></li>
            </ul>
          </div>
        </div>
        
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">Getting started</a><ul>
<li><a class="reference internal" href="#first-in-first-out-fifo-buffer">First In, First Out (FIFO) buffer</a></li>
<li><a class="reference internal" href="#verification-properties">Verification properties</a></li>
<li><a class="reference internal" href="#symbiyosys">SymbiYosys</a></li>
<li><a class="reference internal" href="#exercise">Exercise</a></li>
<li><a class="reference internal" href="#concurrent-assertions">Concurrent assertions</a></li>
<li><a class="reference internal" href="#further-information">Further information</a></li>
</ul>
</li>
</ul>

          </div>
        </div>
        
      </div>
      
    </aside>
  </div>
</div><script src="_static/documentation_options.js?v=5929fcd5"></script>
    <script src="_static/doctools.js?v=9bcbadda"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="_static/scripts/furo-ys.js?v=8d9c4053"></script>
    </body>
</html>