# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.xdc

# IP: ip/div_ap_ddiv_57_no_dsp_64/div_ap_ddiv_57_no_dsp_64.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==div_ap_ddiv_57_no_dsp_64 || ORIG_REF_NAME==div_ap_ddiv_57_no_dsp_64} -quiet] -quiet
