$version Generated by VerilatedVcd $end
$date Thu Jun 23 14:33:10 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  6 c a_in [5:0] $end
  $var wire  6 k b_in [5:0] $end
  $var wire  1 K clk $end
  $var wire  1 s in_valid $end
  $var wire  2 [ op_in [1:0] $end
  $var wire  6 { out [5:0] $end
  $var wire  1 %! out_valid $end
  $var wire  1 S rst $end
  $scope module alu $end
   $var wire 32 -! WIDTH [31:0] $end
   $var wire  6 c a_in [5:0] $end
   $var wire  6 3 a_in_r [5:0] $end
   $var wire  6 k b_in [5:0] $end
   $var wire  6 ; b_in_r [5:0] $end
   $var wire  1 K clk $end
   $var wire  1 s in_valid $end
   $var wire  1 C in_valid_r $end
   $var wire  2 [ op_in [1:0] $end
   $var wire  2 + op_in_r [1:0] $end
   $var wire  6 { out [5:0] $end
   $var wire  1 %! out_valid $end
   $var wire  6 # result [5:0] $end
   $var wire  1 S rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000000 #
b01 +
b111000 3
b101001 ;
0C
0K
0S
b10 [
b010001 c
b001011 k
0s
b110011 {
1%!
b00000000000000000000000000000110 -!
#1
b10 +
b010001 3
b001011 ;
1K
b000000 {
0%!
#2
0K
#3
b00 +
b000000 3
b000000 ;
1K
1S
#4
0K
#5
1K
#6
0K
0S
#7
b10 +
b010001 3
b001011 ;
1K
#8
0K
#9
1K
1s
#10
0K
#11
b000110 #
1C
1K
0s
#12
0K
#13
b000000 #
0C
1K
b000110 {
1%!
#14
0K
#15
1K
b000000 {
0%!
#16
0K
#17
1K
#18
0K
#19
1K
