
stm32l476xx_driverss.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000120c  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08001390  08001390  00011390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001398  08001398  000113a0  2**0
                  CONTENTS
  4 .ARM          00000000  08001398  08001398  000113a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001398  080013a0  000113a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001398  08001398  00011398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800139c  0800139c  0001139c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000113a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  000113a0  2**0
                  CONTENTS
 10 .bss          00000238  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000238  20000238  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000113a0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000113d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   00001a2e  00000000  00000000  00011413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00000522  00000000  00000000  00012e41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000001a8  00000000  00000000  00013368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000139  00000000  00000000  00013510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000216f  00000000  00000000  00013649  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00001d62  00000000  00000000  000157b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000091a6  00000000  00000000  0001751a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000660  00000000  00000000  000206c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  00020d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000000 	.word	0x20000000
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08001378 	.word	0x08001378

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	20000004 	.word	0x20000004
 80001c0:	08001378 	.word	0x08001378

080001c4 <strcmp>:
 80001c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001cc:	2a01      	cmp	r2, #1
 80001ce:	bf28      	it	cs
 80001d0:	429a      	cmpcs	r2, r3
 80001d2:	d0f7      	beq.n	80001c4 <strcmp>
 80001d4:	1ad0      	subs	r0, r2, r3
 80001d6:	4770      	bx	lr

080001d8 <main>:
int Receive_Stop = 0; //bandera que indica que hay un dato para leer
SPI_Handle_t SPI2Handle;
char read_byte;
char receive_data[MAX_LEN];
int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b084      	sub	sp, #16
 80001dc:	af00      	add	r7, sp, #0
	uint8_t dummy_write = 0XFF;
 80001de:	23ff      	movs	r3, #255	; 0xff
 80001e0:	72fb      	strb	r3, [r7, #11]
	Clock_Init();
 80001e2:	f000 f877 	bl	80002d4 <Clock_Init>
	GPIOx_Init();
 80001e6:	f000 f891 	bl	800030c <GPIOx_Init>

	GPIO_IRQInterruptConfig(EXTI0_IRQn,ENABLE); //señal de interrupcion
 80001ea:	2101      	movs	r1, #1
 80001ec:	2006      	movs	r0, #6
 80001ee:	f000 fc63 	bl	8000ab8 <GPIO_IRQInterruptConfig>
	GPIO_IRQPriorityConfig(EXTI0_IRQn, NVIC_IRQ_PRI15); //prioridad de la interrupción
 80001f2:	210f      	movs	r1, #15
 80001f4:	2006      	movs	r0, #6
 80001f6:	f000 fce5 	bl	8000bc4 <GPIO_IRQPriorityConfig>

	SPI_IRQInterruptConfig(SPI2_GLOBAL_INTERRUPT,ENABLE);
 80001fa:	2101      	movs	r1, #1
 80001fc:	2024      	movs	r0, #36	; 0x24
 80001fe:	f000 fe43 	bl	8000e88 <SPI_IRQInterruptConfig>
	SPI_IRQPriorityConfig(SPI2_GLOBAL_INTERRUPT, NVIC_IRQ_PRI15);
 8000202:	210f      	movs	r1, #15
 8000204:	2024      	movs	r0, #36	; 0x24
 8000206:	f000 fec5 	bl	8000f94 <SPI_IRQPriorityConfig>

	SPI2_Inits();
 800020a:	f000 f923 	bl	8000454 <SPI2_Inits>

	SPI_SSOEConfig(SPI2, ENABLE); /*The NSS pin is managed by the hardware. The NSS signal
 800020e:	2101      	movs	r1, #1
 8000210:	4829      	ldr	r0, [pc, #164]	; (80002b8 <main+0xe0>)
 8000212:	f000 fe00 	bl	8000e16 <SPI_SSOEConfig>
										is driven low as soon as the SPI is enabled in master mode (SPE=1), and is kept
										low until the SPI is disabled (SPE =0).*/

	char expected_data[] = "ELIO"; // Datos esperados
 8000216:	4a29      	ldr	r2, [pc, #164]	; (80002bc <main+0xe4>)
 8000218:	1d3b      	adds	r3, r7, #4
 800021a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800021e:	6018      	str	r0, [r3, #0]
 8000220:	3304      	adds	r3, #4
 8000222:	7019      	strb	r1, [r3, #0]

	while(1)
	{
		Receive_Stop = 0;
 8000224:	4b26      	ldr	r3, [pc, #152]	; (80002c0 <main+0xe8>)
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]

		int result = strcmp(receive_data,expected_data);
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	4619      	mov	r1, r3
 800022e:	4825      	ldr	r0, [pc, #148]	; (80002c4 <main+0xec>)
 8000230:	f7ff ffc8 	bl	80001c4 <strcmp>
 8000234:	60f8      	str	r0, [r7, #12]
		if(result == 0)
 8000236:	68fb      	ldr	r3, [r7, #12]
 8000238:	2b00      	cmp	r3, #0
 800023a:	d102      	bne.n	8000242 <main+0x6a>
		{
			//GPIO_ToggleOutputPin(GPIOA, GPIO_PIN_5);
			strcpy(receive_data," ");
 800023c:	4b21      	ldr	r3, [pc, #132]	; (80002c4 <main+0xec>)
 800023e:	2220      	movs	r2, #32
 8000240:	801a      	strh	r2, [r3, #0]
		}

		while(!Data_Available);
 8000242:	bf00      	nop
 8000244:	4b20      	ldr	r3, [pc, #128]	; (80002c8 <main+0xf0>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	2b00      	cmp	r3, #0
 800024a:	d0fb      	beq.n	8000244 <main+0x6c>

		GPIO_IRQInterruptConfig(EXTI0_IRQn,DISABLE); //Deshabilitamos interrupcion externa mientras recivimos el dato
 800024c:	2100      	movs	r1, #0
 800024e:	2006      	movs	r0, #6
 8000250:	f000 fc32 	bl	8000ab8 <GPIO_IRQInterruptConfig>

		SPI_PeripheralClontrol(SPI2,ENABLE); /*Habilitando SPI*/
 8000254:	2101      	movs	r1, #1
 8000256:	4818      	ldr	r0, [pc, #96]	; (80002b8 <main+0xe0>)
 8000258:	f000 fdf9 	bl	8000e4e <SPI_PeripheralClontrol>

		while(!Receive_Stop)
 800025c:	e013      	b.n	8000286 <main+0xae>
		{
			while( SPI_SendDataIT(&SPI2Handle, &dummy_write, 1) == SPI_BUSY_IN_TX);
 800025e:	bf00      	nop
 8000260:	f107 030b 	add.w	r3, r7, #11
 8000264:	2201      	movs	r2, #1
 8000266:	4619      	mov	r1, r3
 8000268:	4818      	ldr	r0, [pc, #96]	; (80002cc <main+0xf4>)
 800026a:	f000 febd 	bl	8000fe8 <SPI_SendDataIT>
 800026e:	4603      	mov	r3, r0
 8000270:	2b02      	cmp	r3, #2
 8000272:	d0f5      	beq.n	8000260 <main+0x88>
			while( SPI_ReceiveDataIT(&SPI2Handle, (uint8_t *)&read_byte, 1) == SPI_BUSY_IN_RX);
 8000274:	bf00      	nop
 8000276:	2201      	movs	r2, #1
 8000278:	4915      	ldr	r1, [pc, #84]	; (80002d0 <main+0xf8>)
 800027a:	4814      	ldr	r0, [pc, #80]	; (80002cc <main+0xf4>)
 800027c:	f000 fed9 	bl	8001032 <SPI_ReceiveDataIT>
 8000280:	4603      	mov	r3, r0
 8000282:	2b01      	cmp	r3, #1
 8000284:	d0f7      	beq.n	8000276 <main+0x9e>
		while(!Receive_Stop)
 8000286:	4b0e      	ldr	r3, [pc, #56]	; (80002c0 <main+0xe8>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	2b00      	cmp	r3, #0
 800028c:	d0e7      	beq.n	800025e <main+0x86>

		}


		while(SPI_GetFlagStatus(SPI2, SPI_BUSY_FLAG));
 800028e:	bf00      	nop
 8000290:	2180      	movs	r1, #128	; 0x80
 8000292:	4809      	ldr	r0, [pc, #36]	; (80002b8 <main+0xe0>)
 8000294:	f000 fdab 	bl	8000dee <SPI_GetFlagStatus>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d1f8      	bne.n	8000290 <main+0xb8>

		SPI_PeripheralClontrol(SPI2,DISABLE); /*Deshabilitando SPI*/
 800029e:	2100      	movs	r1, #0
 80002a0:	4805      	ldr	r0, [pc, #20]	; (80002b8 <main+0xe0>)
 80002a2:	f000 fdd4 	bl	8000e4e <SPI_PeripheralClontrol>

		Data_Available = 0;
 80002a6:	4b08      	ldr	r3, [pc, #32]	; (80002c8 <main+0xf0>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	601a      	str	r2, [r3, #0]

		GPIO_IRQInterruptConfig(EXTI0_IRQn,ENABLE);
 80002ac:	2101      	movs	r1, #1
 80002ae:	2006      	movs	r0, #6
 80002b0:	f000 fc02 	bl	8000ab8 <GPIO_IRQInterruptConfig>
	{
 80002b4:	e7b6      	b.n	8000224 <main+0x4c>
 80002b6:	bf00      	nop
 80002b8:	40003800 	.word	0x40003800
 80002bc:	08001390 	.word	0x08001390
 80002c0:	20000020 	.word	0x20000020
 80002c4:	20000040 	.word	0x20000040
 80002c8:	2000001c 	.word	0x2000001c
 80002cc:	20000024 	.word	0x20000024
 80002d0:	2000003c 	.word	0x2000003c

080002d4 <Clock_Init>:
	}
}

void Clock_Init(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
	HSI_ON();
 80002d8:	4b0b      	ldr	r3, [pc, #44]	; (8000308 <Clock_Init+0x34>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a0a      	ldr	r2, [pc, #40]	; (8000308 <Clock_Init+0x34>)
 80002de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002e2:	6013      	str	r3, [r2, #0]
	SELECT_HSI_4MHZ();
 80002e4:	4b08      	ldr	r3, [pc, #32]	; (8000308 <Clock_Init+0x34>)
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	4a07      	ldr	r2, [pc, #28]	; (8000308 <Clock_Init+0x34>)
 80002ea:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80002ee:	6093      	str	r3, [r2, #8]
 80002f0:	4b05      	ldr	r3, [pc, #20]	; (8000308 <Clock_Init+0x34>)
 80002f2:	689b      	ldr	r3, [r3, #8]
 80002f4:	4a04      	ldr	r2, [pc, #16]	; (8000308 <Clock_Init+0x34>)
 80002f6:	f043 530c 	orr.w	r3, r3, #587202560	; 0x23000000
 80002fa:	6093      	str	r3, [r2, #8]
}
 80002fc:	bf00      	nop
 80002fe:	46bd      	mov	sp, r7
 8000300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	40021000 	.word	0x40021000

0800030c <GPIOx_Init>:

void GPIOx_Init(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b08a      	sub	sp, #40	; 0x28
 8000310:	af00      	add	r7, sp, #0

	GPIO_PeriClockControl(GPIOA, ENABLE);
 8000312:	2101      	movs	r1, #1
 8000314:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000318:	f000 f920 	bl	800055c <GPIO_PeriClockControl>
	GPIO_Handle_t GPIO_LED_struct;

	memset(&GPIO_LED_struct,0,sizeof(GPIO_LED_struct));
 800031c:	f107 031c 	add.w	r3, r7, #28
 8000320:	220c      	movs	r2, #12
 8000322:	2100      	movs	r1, #0
 8000324:	4618      	mov	r0, r3
 8000326:	f000 fffa 	bl	800131e <memset>
	GPIO_LED_struct.pGPIOx = GPIOA;
 800032a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800032e:	61fb      	str	r3, [r7, #28]
	GPIO_LED_struct.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000330:	2301      	movs	r3, #1
 8000332:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	GPIO_LED_struct.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_5;
 8000336:	2305      	movs	r3, #5
 8000338:	f887 3020 	strb.w	r3, [r7, #32]
	GPIO_LED_struct.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_LOW;
 800033c:	2300      	movs	r3, #0
 800033e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	GPIO_LED_struct.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000342:	2300      	movs	r3, #0
 8000344:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	GPIO_LED_struct.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000348:	2300      	movs	r3, #0
 800034a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_LED_struct.GPIO_PinConfig.GPIO_PinAltFunMode = 0;
 800034e:	2300      	movs	r3, #0
 8000350:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	GPIO_Init(&GPIO_LED_struct); /*Initializing LED*/
 8000354:	f107 031c 	add.w	r3, r7, #28
 8000358:	4618      	mov	r0, r3
 800035a:	f000 f9cd 	bl	80006f8 <GPIO_Init>


	GPIO_Handle_t Interrupt_Signal_struct;

	memset(&Interrupt_Signal_struct,0,sizeof(Interrupt_Signal_struct));
 800035e:	f107 0310 	add.w	r3, r7, #16
 8000362:	220c      	movs	r2, #12
 8000364:	2100      	movs	r1, #0
 8000366:	4618      	mov	r0, r3
 8000368:	f000 ffd9 	bl	800131e <memset>
	Interrupt_Signal_struct.pGPIOx = GPIOA;
 800036c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000370:	613b      	str	r3, [r7, #16]
	Interrupt_Signal_struct.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_RT;
 8000372:	2305      	movs	r3, #5
 8000374:	757b      	strb	r3, [r7, #21]
	Interrupt_Signal_struct.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_0;
 8000376:	2300      	movs	r3, #0
 8000378:	753b      	strb	r3, [r7, #20]
	Interrupt_Signal_struct.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800037a:	2301      	movs	r3, #1
 800037c:	75fb      	strb	r3, [r7, #23]
	Interrupt_Signal_struct.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 800037e:	2301      	movs	r3, #1
 8000380:	763b      	strb	r3, [r7, #24]
	Interrupt_Signal_struct.GPIO_PinConfig.GPIO_PinAltFunMode = 0;
 8000382:	2300      	movs	r3, #0
 8000384:	767b      	strb	r3, [r7, #25]

	GPIO_Init(&Interrupt_Signal_struct); /*Initializing LEDnterrupt_Signal*/
 8000386:	f107 0310 	add.w	r3, r7, #16
 800038a:	4618      	mov	r0, r3
 800038c:	f000 f9b4 	bl	80006f8 <GPIO_Init>


	GPIO_PeriClockControl(GPIOB, ENABLE);
 8000390:	2101      	movs	r1, #1
 8000392:	4818      	ldr	r0, [pc, #96]	; (80003f4 <GPIOx_Init+0xe8>)
 8000394:	f000 f8e2 	bl	800055c <GPIO_PeriClockControl>

	GPIO_Handle_t SPI_PIN_CONFIG;
	memset(&SPI_PIN_CONFIG, 0, sizeof(SPI_PIN_CONFIG));
 8000398:	1d3b      	adds	r3, r7, #4
 800039a:	220c      	movs	r2, #12
 800039c:	2100      	movs	r1, #0
 800039e:	4618      	mov	r0, r3
 80003a0:	f000 ffbd 	bl	800131e <memset>
	SPI_PIN_CONFIG.pGPIOx = GPIOB;
 80003a4:	4b13      	ldr	r3, [pc, #76]	; (80003f4 <GPIOx_Init+0xe8>)
 80003a6:	607b      	str	r3, [r7, #4]
	SPI_PIN_CONFIG.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80003a8:	2302      	movs	r3, #2
 80003aa:	727b      	strb	r3, [r7, #9]
	SPI_PIN_CONFIG.GPIO_PinConfig.GPIO_PinAltFunMode = AFN_5;
 80003ac:	2305      	movs	r3, #5
 80003ae:	737b      	strb	r3, [r7, #13]
	SPI_PIN_CONFIG.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80003b0:	2300      	movs	r3, #0
 80003b2:	72fb      	strb	r3, [r7, #11]
	SPI_PIN_CONFIG.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80003b4:	2300      	movs	r3, #0
 80003b6:	733b      	strb	r3, [r7, #12]
	SPI_PIN_CONFIG.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80003b8:	2302      	movs	r3, #2
 80003ba:	72bb      	strb	r3, [r7, #10]

	//MOSI
	SPI_PIN_CONFIG.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_15;
 80003bc:	230f      	movs	r3, #15
 80003be:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_PIN_CONFIG); //CONFIGURANDO MOSI
 80003c0:	1d3b      	adds	r3, r7, #4
 80003c2:	4618      	mov	r0, r3
 80003c4:	f000 f998 	bl	80006f8 <GPIO_Init>

	//MISO
	SPI_PIN_CONFIG.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_14;
 80003c8:	230e      	movs	r3, #14
 80003ca:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_PIN_CONFIG); /*Initializing MISO*/
 80003cc:	1d3b      	adds	r3, r7, #4
 80003ce:	4618      	mov	r0, r3
 80003d0:	f000 f992 	bl	80006f8 <GPIO_Init>

	//SCK
	SPI_PIN_CONFIG.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_13;
 80003d4:	230d      	movs	r3, #13
 80003d6:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_PIN_CONFIG); //CONFIGURANDO SCK
 80003d8:	1d3b      	adds	r3, r7, #4
 80003da:	4618      	mov	r0, r3
 80003dc:	f000 f98c 	bl	80006f8 <GPIO_Init>

	//NSS
	SPI_PIN_CONFIG.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_12;
 80003e0:	230c      	movs	r3, #12
 80003e2:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI_PIN_CONFIG); //CONFIGURANDO NSS
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	4618      	mov	r0, r3
 80003e8:	f000 f986 	bl	80006f8 <GPIO_Init>
}
 80003ec:	bf00      	nop
 80003ee:	3728      	adds	r7, #40	; 0x28
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	48000400 	.word	0x48000400

080003f8 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
	Delay(); //200 ms
 80003fc:	f000 f814 	bl	8000428 <Delay>
	GPIO_IRQHandling(GPIO_PIN_0);
 8000400:	2000      	movs	r0, #0
 8000402:	f000 fc09 	bl	8000c18 <GPIO_IRQHandling>
	Data_Available = 1;
 8000406:	4b02      	ldr	r3, [pc, #8]	; (8000410 <EXTI0_IRQHandler+0x18>)
 8000408:	2201      	movs	r2, #1
 800040a:	601a      	str	r2, [r3, #0]
}
 800040c:	bf00      	nop
 800040e:	bd80      	pop	{r7, pc}
 8000410:	2000001c 	.word	0x2000001c

08000414 <SPI2_IRQHandler>:

void SPI2_IRQHandler(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
	SPI_IRQHandling(&SPI2Handle);
 8000418:	4802      	ldr	r0, [pc, #8]	; (8000424 <SPI2_IRQHandler+0x10>)
 800041a:	f000 fe2f 	bl	800107c <SPI_IRQHandling>
}
 800041e:	bf00      	nop
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	20000024 	.word	0x20000024

08000428 <Delay>:

void Delay(void)
{
 8000428:	b480      	push	{r7}
 800042a:	b083      	sub	sp, #12
 800042c:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 50000 ; i++);
 800042e:	2300      	movs	r3, #0
 8000430:	607b      	str	r3, [r7, #4]
 8000432:	e002      	b.n	800043a <Delay+0x12>
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	3301      	adds	r3, #1
 8000438:	607b      	str	r3, [r7, #4]
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8000440:	4293      	cmp	r3, r2
 8000442:	d9f7      	bls.n	8000434 <Delay+0xc>
}
 8000444:	bf00      	nop
 8000446:	bf00      	nop
 8000448:	370c      	adds	r7, #12
 800044a:	46bd      	mov	sp, r7
 800044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000450:	4770      	bx	lr
	...

08000454 <SPI2_Inits>:

void SPI2_Inits(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0


	SPI2Handle.pSPIx = SPI2;
 8000458:	4b0e      	ldr	r3, [pc, #56]	; (8000494 <SPI2_Inits+0x40>)
 800045a:	4a0f      	ldr	r2, [pc, #60]	; (8000498 <SPI2_Inits+0x44>)
 800045c:	601a      	str	r2, [r3, #0]
	SPI2Handle.SPI_Config.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800045e:	4b0d      	ldr	r3, [pc, #52]	; (8000494 <SPI2_Inits+0x40>)
 8000460:	2201      	movs	r2, #1
 8000462:	715a      	strb	r2, [r3, #5]
	SPI2Handle.SPI_Config.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000464:	4b0b      	ldr	r3, [pc, #44]	; (8000494 <SPI2_Inits+0x40>)
 8000466:	2201      	movs	r2, #1
 8000468:	711a      	strb	r2, [r3, #4]
	SPI2Handle.SPI_Config.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV2;
 800046a:	4b0a      	ldr	r3, [pc, #40]	; (8000494 <SPI2_Inits+0x40>)
 800046c:	2200      	movs	r2, #0
 800046e:	719a      	strb	r2, [r3, #6]
	SPI2Handle.SPI_Config.SPI_DS = SPI_DS_8_BITS;
 8000470:	4b08      	ldr	r3, [pc, #32]	; (8000494 <SPI2_Inits+0x40>)
 8000472:	2207      	movs	r2, #7
 8000474:	71da      	strb	r2, [r3, #7]
	SPI2Handle.SPI_Config.SPI_CPOL = SPI_CPOL_LOW;
 8000476:	4b07      	ldr	r3, [pc, #28]	; (8000494 <SPI2_Inits+0x40>)
 8000478:	2200      	movs	r2, #0
 800047a:	721a      	strb	r2, [r3, #8]
	SPI2Handle.SPI_Config.SPI_CPHA = SPI_CPHA_FIRST;
 800047c:	4b05      	ldr	r3, [pc, #20]	; (8000494 <SPI2_Inits+0x40>)
 800047e:	2200      	movs	r2, #0
 8000480:	725a      	strb	r2, [r3, #9]
	SPI2Handle.SPI_Config.SPI_SSM = SPI_SSM_HW;
 8000482:	4b04      	ldr	r3, [pc, #16]	; (8000494 <SPI2_Inits+0x40>)
 8000484:	2200      	movs	r2, #0
 8000486:	729a      	strb	r2, [r3, #10]
	//CONFIGURACION DE SPI2
	SPI_Init(&SPI2Handle);
 8000488:	4802      	ldr	r0, [pc, #8]	; (8000494 <SPI2_Inits+0x40>)
 800048a:	f000 fc3d 	bl	8000d08 <SPI_Init>
}
 800048e:	bf00      	nop
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	20000024 	.word	0x20000024
 8000498:	40003800 	.word	0x40003800

0800049c <SPI_ApplicationEventCallback>:

void SPI_ApplicationEventCallback(SPI_Handle_t *pSPIHandle,uint8_t AppEv)
{
 800049c:	b480      	push	{r7}
 800049e:	b083      	sub	sp, #12
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
 80004a4:	460b      	mov	r3, r1
 80004a6:	70fb      	strb	r3, [r7, #3]
	static uint32_t i = 0;

	if(AppEv == SPI_EVENT_RX_CMPLT)
 80004a8:	78fb      	ldrb	r3, [r7, #3]
 80004aa:	2b02      	cmp	r3, #2
 80004ac:	d11d      	bne.n	80004ea <SPI_ApplicationEventCallback+0x4e>
	{
		receive_data[i++] = read_byte;
 80004ae:	4b12      	ldr	r3, [pc, #72]	; (80004f8 <SPI_ApplicationEventCallback+0x5c>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	1c5a      	adds	r2, r3, #1
 80004b4:	4910      	ldr	r1, [pc, #64]	; (80004f8 <SPI_ApplicationEventCallback+0x5c>)
 80004b6:	600a      	str	r2, [r1, #0]
 80004b8:	4a10      	ldr	r2, [pc, #64]	; (80004fc <SPI_ApplicationEventCallback+0x60>)
 80004ba:	7811      	ldrb	r1, [r2, #0]
 80004bc:	4a10      	ldr	r2, [pc, #64]	; (8000500 <SPI_ApplicationEventCallback+0x64>)
 80004be:	54d1      	strb	r1, [r2, r3]

		if(read_byte == '$' || (i == MAX_LEN))
 80004c0:	4b0e      	ldr	r3, [pc, #56]	; (80004fc <SPI_ApplicationEventCallback+0x60>)
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2b24      	cmp	r3, #36	; 0x24
 80004c6:	d004      	beq.n	80004d2 <SPI_ApplicationEventCallback+0x36>
 80004c8:	4b0b      	ldr	r3, [pc, #44]	; (80004f8 <SPI_ApplicationEventCallback+0x5c>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80004d0:	d10b      	bne.n	80004ea <SPI_ApplicationEventCallback+0x4e>
		{
			Receive_Stop = 1;
 80004d2:	4b0c      	ldr	r3, [pc, #48]	; (8000504 <SPI_ApplicationEventCallback+0x68>)
 80004d4:	2201      	movs	r2, #1
 80004d6:	601a      	str	r2, [r3, #0]
			receive_data[i-1] = '\0';
 80004d8:	4b07      	ldr	r3, [pc, #28]	; (80004f8 <SPI_ApplicationEventCallback+0x5c>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	3b01      	subs	r3, #1
 80004de:	4a08      	ldr	r2, [pc, #32]	; (8000500 <SPI_ApplicationEventCallback+0x64>)
 80004e0:	2100      	movs	r1, #0
 80004e2:	54d1      	strb	r1, [r2, r3]
			i=0;
 80004e4:	4b04      	ldr	r3, [pc, #16]	; (80004f8 <SPI_ApplicationEventCallback+0x5c>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	601a      	str	r2, [r3, #0]
		}
	}

}
 80004ea:	bf00      	nop
 80004ec:	370c      	adds	r7, #12
 80004ee:	46bd      	mov	sp, r7
 80004f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop
 80004f8:	20000234 	.word	0x20000234
 80004fc:	2000003c 	.word	0x2000003c
 8000500:	20000040 	.word	0x20000040
 8000504:	20000020 	.word	0x20000020

08000508 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000508:	480d      	ldr	r0, [pc, #52]	; (8000540 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800050a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800050c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000510:	480c      	ldr	r0, [pc, #48]	; (8000544 <LoopForever+0x6>)
  ldr r1, =_edata
 8000512:	490d      	ldr	r1, [pc, #52]	; (8000548 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000514:	4a0d      	ldr	r2, [pc, #52]	; (800054c <LoopForever+0xe>)
  movs r3, #0
 8000516:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000518:	e002      	b.n	8000520 <LoopCopyDataInit>

0800051a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800051a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800051c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800051e:	3304      	adds	r3, #4

08000520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000524:	d3f9      	bcc.n	800051a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000526:	4a0a      	ldr	r2, [pc, #40]	; (8000550 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000528:	4c0a      	ldr	r4, [pc, #40]	; (8000554 <LoopForever+0x16>)
  movs r3, #0
 800052a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800052c:	e001      	b.n	8000532 <LoopFillZerobss>

0800052e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800052e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000530:	3204      	adds	r2, #4

08000532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000534:	d3fb      	bcc.n	800052e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000536:	f000 fefb 	bl	8001330 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800053a:	f7ff fe4d 	bl	80001d8 <main>

0800053e <LoopForever>:

LoopForever:
  b LoopForever
 800053e:	e7fe      	b.n	800053e <LoopForever>
  ldr   r0, =_estack
 8000540:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000548:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800054c:	080013a0 	.word	0x080013a0
  ldr r2, =_sbss
 8000550:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000554:	20000238 	.word	0x20000238

08000558 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000558:	e7fe      	b.n	8000558 <ADC1_2_IRQHandler>
	...

0800055c <GPIO_PeriClockControl>:
 * @EnorDi 					-Enable or disable MACRO
 *
 * @return 					- none
 */
void GPIO_PeriClockControl(GPIO_Reg_Def_t *pGPIOx, uint8_t EnorDi)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	460b      	mov	r3, r1
 8000566:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE)
 8000568:	78fb      	ldrb	r3, [r7, #3]
 800056a:	2b01      	cmp	r3, #1
 800056c:	d157      	bne.n	800061e <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000574:	d106      	bne.n	8000584 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PERI_CLOCK_ENABLE();
 8000576:	4b58      	ldr	r3, [pc, #352]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 8000578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800057a:	4a57      	ldr	r2, [pc, #348]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	64d3      	str	r3, [r2, #76]	; 0x4c
			GPIOH_PERI_CLOCK_DISABLE();
		}
	}


}
 8000582:	e0a3      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOB)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	4a55      	ldr	r2, [pc, #340]	; (80006dc <GPIO_PeriClockControl+0x180>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d106      	bne.n	800059a <GPIO_PeriClockControl+0x3e>
			GPIOB_PERI_CLOCK_ENABLE();
 800058c:	4b52      	ldr	r3, [pc, #328]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 800058e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000590:	4a51      	ldr	r2, [pc, #324]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 8000592:	f043 0302 	orr.w	r3, r3, #2
 8000596:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8000598:	e098      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOC)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4a50      	ldr	r2, [pc, #320]	; (80006e0 <GPIO_PeriClockControl+0x184>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d106      	bne.n	80005b0 <GPIO_PeriClockControl+0x54>
			GPIOC_PERI_CLOCK_ENABLE();
 80005a2:	4b4d      	ldr	r3, [pc, #308]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80005a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a6:	4a4c      	ldr	r2, [pc, #304]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80005a8:	f043 0304 	orr.w	r3, r3, #4
 80005ac:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80005ae:	e08d      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOD)
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	4a4c      	ldr	r2, [pc, #304]	; (80006e4 <GPIO_PeriClockControl+0x188>)
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d106      	bne.n	80005c6 <GPIO_PeriClockControl+0x6a>
			GPIOD_PERI_CLOCK_ENABLE();
 80005b8:	4b47      	ldr	r3, [pc, #284]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80005ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005bc:	4a46      	ldr	r2, [pc, #280]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80005be:	f043 0308 	orr.w	r3, r3, #8
 80005c2:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80005c4:	e082      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOE)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4a47      	ldr	r2, [pc, #284]	; (80006e8 <GPIO_PeriClockControl+0x18c>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d106      	bne.n	80005dc <GPIO_PeriClockControl+0x80>
			GPIOE_PERI_CLOCK_ENABLE();
 80005ce:	4b42      	ldr	r3, [pc, #264]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80005d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005d2:	4a41      	ldr	r2, [pc, #260]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80005d4:	f043 0310 	orr.w	r3, r3, #16
 80005d8:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80005da:	e077      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOF)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	4a43      	ldr	r2, [pc, #268]	; (80006ec <GPIO_PeriClockControl+0x190>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d106      	bne.n	80005f2 <GPIO_PeriClockControl+0x96>
			GPIOF_PERI_CLOCK_ENABLE();
 80005e4:	4b3c      	ldr	r3, [pc, #240]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80005e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005e8:	4a3b      	ldr	r2, [pc, #236]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80005ea:	f043 0320 	orr.w	r3, r3, #32
 80005ee:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80005f0:	e06c      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOG)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	4a3e      	ldr	r2, [pc, #248]	; (80006f0 <GPIO_PeriClockControl+0x194>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d106      	bne.n	8000608 <GPIO_PeriClockControl+0xac>
			GPIOG_PERI_CLOCK_ENABLE();
 80005fa:	4b37      	ldr	r3, [pc, #220]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80005fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005fe:	4a36      	ldr	r2, [pc, #216]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 8000600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000604:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8000606:	e061      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOH)
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	4a3a      	ldr	r2, [pc, #232]	; (80006f4 <GPIO_PeriClockControl+0x198>)
 800060c:	4293      	cmp	r3, r2
 800060e:	d15d      	bne.n	80006cc <GPIO_PeriClockControl+0x170>
			GPIOH_PERI_CLOCK_ENABLE();
 8000610:	4b31      	ldr	r3, [pc, #196]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 8000612:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000614:	4a30      	ldr	r2, [pc, #192]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 8000616:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800061a:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 800061c:	e056      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000624:	d106      	bne.n	8000634 <GPIO_PeriClockControl+0xd8>
			GPIOA_PERI_CLOCK_DISABLE();
 8000626:	4b2c      	ldr	r3, [pc, #176]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 8000628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800062a:	4a2b      	ldr	r2, [pc, #172]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 800062c:	f023 0301 	bic.w	r3, r3, #1
 8000630:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8000632:	e04b      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOB)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4a29      	ldr	r2, [pc, #164]	; (80006dc <GPIO_PeriClockControl+0x180>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d106      	bne.n	800064a <GPIO_PeriClockControl+0xee>
			GPIOB_PERI_CLOCK_DISABLE();
 800063c:	4b26      	ldr	r3, [pc, #152]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 800063e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000640:	4a25      	ldr	r2, [pc, #148]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 8000642:	f023 0302 	bic.w	r3, r3, #2
 8000646:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8000648:	e040      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOC)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4a24      	ldr	r2, [pc, #144]	; (80006e0 <GPIO_PeriClockControl+0x184>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d106      	bne.n	8000660 <GPIO_PeriClockControl+0x104>
			GPIOC_PERI_CLOCK_DISABLE();
 8000652:	4b21      	ldr	r3, [pc, #132]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 8000654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000656:	4a20      	ldr	r2, [pc, #128]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 8000658:	f023 0304 	bic.w	r3, r3, #4
 800065c:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 800065e:	e035      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOD)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	4a20      	ldr	r2, [pc, #128]	; (80006e4 <GPIO_PeriClockControl+0x188>)
 8000664:	4293      	cmp	r3, r2
 8000666:	d106      	bne.n	8000676 <GPIO_PeriClockControl+0x11a>
			GPIOD_PERI_CLOCK_DISABLE();
 8000668:	4b1b      	ldr	r3, [pc, #108]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 800066a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800066c:	4a1a      	ldr	r2, [pc, #104]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 800066e:	f023 0308 	bic.w	r3, r3, #8
 8000672:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8000674:	e02a      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOE)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	4a1b      	ldr	r2, [pc, #108]	; (80006e8 <GPIO_PeriClockControl+0x18c>)
 800067a:	4293      	cmp	r3, r2
 800067c:	d106      	bne.n	800068c <GPIO_PeriClockControl+0x130>
			GPIOE_PERI_CLOCK_DISABLE();
 800067e:	4b16      	ldr	r3, [pc, #88]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 8000680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000682:	4a15      	ldr	r2, [pc, #84]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 8000684:	f023 0310 	bic.w	r3, r3, #16
 8000688:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 800068a:	e01f      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOF)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a17      	ldr	r2, [pc, #92]	; (80006ec <GPIO_PeriClockControl+0x190>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d106      	bne.n	80006a2 <GPIO_PeriClockControl+0x146>
			GPIOF_PERI_CLOCK_DISABLE();
 8000694:	4b10      	ldr	r3, [pc, #64]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 8000696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000698:	4a0f      	ldr	r2, [pc, #60]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 800069a:	f023 0320 	bic.w	r3, r3, #32
 800069e:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80006a0:	e014      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOG)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	4a12      	ldr	r2, [pc, #72]	; (80006f0 <GPIO_PeriClockControl+0x194>)
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d106      	bne.n	80006b8 <GPIO_PeriClockControl+0x15c>
			GPIOG_PERI_CLOCK_DISABLE();
 80006aa:	4b0b      	ldr	r3, [pc, #44]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006ae:	4a0a      	ldr	r2, [pc, #40]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80006b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80006b4:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80006b6:	e009      	b.n	80006cc <GPIO_PeriClockControl+0x170>
		else if (pGPIOx == GPIOH)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4a0e      	ldr	r2, [pc, #56]	; (80006f4 <GPIO_PeriClockControl+0x198>)
 80006bc:	4293      	cmp	r3, r2
 80006be:	d105      	bne.n	80006cc <GPIO_PeriClockControl+0x170>
			GPIOH_PERI_CLOCK_DISABLE();
 80006c0:	4b05      	ldr	r3, [pc, #20]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80006c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006c4:	4a04      	ldr	r2, [pc, #16]	; (80006d8 <GPIO_PeriClockControl+0x17c>)
 80006c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80006ca:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 80006cc:	bf00      	nop
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	40021000 	.word	0x40021000
 80006dc:	48000400 	.word	0x48000400
 80006e0:	48000800 	.word	0x48000800
 80006e4:	48000c00 	.word	0x48000c00
 80006e8:	48001000 	.word	0x48001000
 80006ec:	48001400 	.word	0x48001400
 80006f0:	48001800 	.word	0x48001800
 80006f4:	48001c00 	.word	0x48001c00

080006f8 <GPIO_Init>:
 * @param pGPIOHandle 		- Pointer to the GPIO handle structure
 *
 * @return 					- None
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b087      	sub	sp, #28
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 8000700:	2300      	movs	r3, #0
 8000702:	617b      	str	r3, [r7, #20]
	//1.-Configure the mode of the GPIO pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	795b      	ldrb	r3, [r3, #5]
 8000708:	2b03      	cmp	r3, #3
 800070a:	d820      	bhi.n	800074e <GPIO_Init+0x56>
	{
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	795b      	ldrb	r3, [r3, #5]
 8000710:	461a      	mov	r2, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	791b      	ldrb	r3, [r3, #4]
 8000716:	005b      	lsls	r3, r3, #1
 8000718:	fa02 f303 	lsl.w	r3, r2, r3
 800071c:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	791b      	ldrb	r3, [r3, #4]
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	2103      	movs	r1, #3
 800072c:	fa01 f303 	lsl.w	r3, r1, r3
 8000730:	43db      	mvns	r3, r3
 8000732:	4619      	mov	r1, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	400a      	ands	r2, r1
 800073a:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	6819      	ldr	r1, [r3, #0]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	697a      	ldr	r2, [r7, #20]
 8000748:	430a      	orrs	r2, r1
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	e10b      	b.n	8000966 <GPIO_Init+0x26e>
	}
	else
	{
		//codigo en las siguientes clases (interrupciones)
		/*Check and configure if is rising trigger, falling trigger or falling and rising trigger*/
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	795b      	ldrb	r3, [r3, #5]
 8000752:	2b04      	cmp	r3, #4
 8000754:	d130      	bne.n	80007b8 <GPIO_Init+0xc0>
		{
			//Configuring input
			temp = (GPIO_MODE_IN << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000756:	2300      	movs	r3, #0
 8000758:	617b      	str	r3, [r7, #20]
			pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	791b      	ldrb	r3, [r3, #4]
 8000764:	005b      	lsls	r3, r3, #1
 8000766:	2103      	movs	r1, #3
 8000768:	fa01 f303 	lsl.w	r3, r1, r3
 800076c:	43db      	mvns	r3, r3
 800076e:	4619      	mov	r1, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	400a      	ands	r2, r1
 8000776:	601a      	str	r2, [r3, #0]
			pGPIOHandle->pGPIOx->MODER |= temp;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	6819      	ldr	r1, [r3, #0]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	697a      	ldr	r2, [r7, #20]
 8000784:	430a      	orrs	r2, r1
 8000786:	601a      	str	r2, [r3, #0]

			//1.- Configure the FTSR
			EXTI->FTSR1 |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000788:	4b60      	ldr	r3, [pc, #384]	; (800090c <GPIO_Init+0x214>)
 800078a:	68db      	ldr	r3, [r3, #12]
 800078c:	687a      	ldr	r2, [r7, #4]
 800078e:	7912      	ldrb	r2, [r2, #4]
 8000790:	4611      	mov	r1, r2
 8000792:	2201      	movs	r2, #1
 8000794:	408a      	lsls	r2, r1
 8000796:	4611      	mov	r1, r2
 8000798:	4a5c      	ldr	r2, [pc, #368]	; (800090c <GPIO_Init+0x214>)
 800079a:	430b      	orrs	r3, r1
 800079c:	60d3      	str	r3, [r2, #12]
			//clear the RTSR bit
			EXTI->RTSR1 &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800079e:	4b5b      	ldr	r3, [pc, #364]	; (800090c <GPIO_Init+0x214>)
 80007a0:	689b      	ldr	r3, [r3, #8]
 80007a2:	687a      	ldr	r2, [r7, #4]
 80007a4:	7912      	ldrb	r2, [r2, #4]
 80007a6:	4611      	mov	r1, r2
 80007a8:	2201      	movs	r2, #1
 80007aa:	408a      	lsls	r2, r1
 80007ac:	43d2      	mvns	r2, r2
 80007ae:	4611      	mov	r1, r2
 80007b0:	4a56      	ldr	r2, [pc, #344]	; (800090c <GPIO_Init+0x214>)
 80007b2:	400b      	ands	r3, r1
 80007b4:	6093      	str	r3, [r2, #8]
 80007b6:	e067      	b.n	8000888 <GPIO_Init+0x190>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	795b      	ldrb	r3, [r3, #5]
 80007bc:	2b05      	cmp	r3, #5
 80007be:	d130      	bne.n	8000822 <GPIO_Init+0x12a>
		{
			//Configuring input
			temp = (GPIO_MODE_IN << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007c0:	2300      	movs	r3, #0
 80007c2:	617b      	str	r3, [r7, #20]
			pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	681a      	ldr	r2, [r3, #0]
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	791b      	ldrb	r3, [r3, #4]
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	2103      	movs	r1, #3
 80007d2:	fa01 f303 	lsl.w	r3, r1, r3
 80007d6:	43db      	mvns	r3, r3
 80007d8:	4619      	mov	r1, r3
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	400a      	ands	r2, r1
 80007e0:	601a      	str	r2, [r3, #0]
			pGPIOHandle->pGPIOx->MODER |= temp;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	6819      	ldr	r1, [r3, #0]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	697a      	ldr	r2, [r7, #20]
 80007ee:	430a      	orrs	r2, r1
 80007f0:	601a      	str	r2, [r3, #0]
			//1.- Configure the RTSR
			EXTI->RTSR1 |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007f2:	4b46      	ldr	r3, [pc, #280]	; (800090c <GPIO_Init+0x214>)
 80007f4:	689b      	ldr	r3, [r3, #8]
 80007f6:	687a      	ldr	r2, [r7, #4]
 80007f8:	7912      	ldrb	r2, [r2, #4]
 80007fa:	4611      	mov	r1, r2
 80007fc:	2201      	movs	r2, #1
 80007fe:	408a      	lsls	r2, r1
 8000800:	4611      	mov	r1, r2
 8000802:	4a42      	ldr	r2, [pc, #264]	; (800090c <GPIO_Init+0x214>)
 8000804:	430b      	orrs	r3, r1
 8000806:	6093      	str	r3, [r2, #8]
			//clear the FTSR bit
			EXTI->FTSR1 &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000808:	4b40      	ldr	r3, [pc, #256]	; (800090c <GPIO_Init+0x214>)
 800080a:	68db      	ldr	r3, [r3, #12]
 800080c:	687a      	ldr	r2, [r7, #4]
 800080e:	7912      	ldrb	r2, [r2, #4]
 8000810:	4611      	mov	r1, r2
 8000812:	2201      	movs	r2, #1
 8000814:	408a      	lsls	r2, r1
 8000816:	43d2      	mvns	r2, r2
 8000818:	4611      	mov	r1, r2
 800081a:	4a3c      	ldr	r2, [pc, #240]	; (800090c <GPIO_Init+0x214>)
 800081c:	400b      	ands	r3, r1
 800081e:	60d3      	str	r3, [r2, #12]
 8000820:	e032      	b.n	8000888 <GPIO_Init+0x190>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT_RT)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	795b      	ldrb	r3, [r3, #5]
 8000826:	2b06      	cmp	r3, #6
 8000828:	d12e      	bne.n	8000888 <GPIO_Init+0x190>
		{
			//Configuring input
			temp = (GPIO_MODE_IN << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]
			pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	681a      	ldr	r2, [r3, #0]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	791b      	ldrb	r3, [r3, #4]
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	2103      	movs	r1, #3
 800083c:	fa01 f303 	lsl.w	r3, r1, r3
 8000840:	43db      	mvns	r3, r3
 8000842:	4619      	mov	r1, r3
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	400a      	ands	r2, r1
 800084a:	601a      	str	r2, [r3, #0]
			pGPIOHandle->pGPIOx->MODER |= temp;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	6819      	ldr	r1, [r3, #0]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	697a      	ldr	r2, [r7, #20]
 8000858:	430a      	orrs	r2, r1
 800085a:	601a      	str	r2, [r3, #0]
			//1.- Configure both FTSR and RTSR
			EXTI->RTSR1 |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800085c:	4b2b      	ldr	r3, [pc, #172]	; (800090c <GPIO_Init+0x214>)
 800085e:	689b      	ldr	r3, [r3, #8]
 8000860:	687a      	ldr	r2, [r7, #4]
 8000862:	7912      	ldrb	r2, [r2, #4]
 8000864:	4611      	mov	r1, r2
 8000866:	2201      	movs	r2, #1
 8000868:	408a      	lsls	r2, r1
 800086a:	4611      	mov	r1, r2
 800086c:	4a27      	ldr	r2, [pc, #156]	; (800090c <GPIO_Init+0x214>)
 800086e:	430b      	orrs	r3, r1
 8000870:	6093      	str	r3, [r2, #8]

			EXTI->FTSR1 |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000872:	4b26      	ldr	r3, [pc, #152]	; (800090c <GPIO_Init+0x214>)
 8000874:	68db      	ldr	r3, [r3, #12]
 8000876:	687a      	ldr	r2, [r7, #4]
 8000878:	7912      	ldrb	r2, [r2, #4]
 800087a:	4611      	mov	r1, r2
 800087c:	2201      	movs	r2, #1
 800087e:	408a      	lsls	r2, r1
 8000880:	4611      	mov	r1, r2
 8000882:	4a22      	ldr	r2, [pc, #136]	; (800090c <GPIO_Init+0x214>)
 8000884:	430b      	orrs	r3, r1
 8000886:	60d3      	str	r3, [r2, #12]
		}

		//2.- Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t tmp1, tmp2;
		tmp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	791b      	ldrb	r3, [r3, #4]
 800088c:	089b      	lsrs	r3, r3, #2
 800088e:	74fb      	strb	r3, [r7, #19]
		tmp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	791b      	ldrb	r3, [r3, #4]
 8000894:	f003 0303 	and.w	r3, r3, #3
 8000898:	74bb      	strb	r3, [r7, #18]

		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80008a2:	d043      	beq.n	800092c <GPIO_Init+0x234>
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a19      	ldr	r2, [pc, #100]	; (8000910 <GPIO_Init+0x218>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d02b      	beq.n	8000906 <GPIO_Init+0x20e>
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a18      	ldr	r2, [pc, #96]	; (8000914 <GPIO_Init+0x21c>)
 80008b4:	4293      	cmp	r3, r2
 80008b6:	d024      	beq.n	8000902 <GPIO_Init+0x20a>
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a16      	ldr	r2, [pc, #88]	; (8000918 <GPIO_Init+0x220>)
 80008be:	4293      	cmp	r3, r2
 80008c0:	d01d      	beq.n	80008fe <GPIO_Init+0x206>
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a15      	ldr	r2, [pc, #84]	; (800091c <GPIO_Init+0x224>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d016      	beq.n	80008fa <GPIO_Init+0x202>
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a13      	ldr	r2, [pc, #76]	; (8000920 <GPIO_Init+0x228>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d00f      	beq.n	80008f6 <GPIO_Init+0x1fe>
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	4a12      	ldr	r2, [pc, #72]	; (8000924 <GPIO_Init+0x22c>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d008      	beq.n	80008f2 <GPIO_Init+0x1fa>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a10      	ldr	r2, [pc, #64]	; (8000928 <GPIO_Init+0x230>)
 80008e6:	4293      	cmp	r3, r2
 80008e8:	d101      	bne.n	80008ee <GPIO_Init+0x1f6>
 80008ea:	2307      	movs	r3, #7
 80008ec:	e01f      	b.n	800092e <GPIO_Init+0x236>
 80008ee:	2300      	movs	r3, #0
 80008f0:	e01d      	b.n	800092e <GPIO_Init+0x236>
 80008f2:	2306      	movs	r3, #6
 80008f4:	e01b      	b.n	800092e <GPIO_Init+0x236>
 80008f6:	2305      	movs	r3, #5
 80008f8:	e019      	b.n	800092e <GPIO_Init+0x236>
 80008fa:	2304      	movs	r3, #4
 80008fc:	e017      	b.n	800092e <GPIO_Init+0x236>
 80008fe:	2303      	movs	r3, #3
 8000900:	e015      	b.n	800092e <GPIO_Init+0x236>
 8000902:	2302      	movs	r3, #2
 8000904:	e013      	b.n	800092e <GPIO_Init+0x236>
 8000906:	2301      	movs	r3, #1
 8000908:	e011      	b.n	800092e <GPIO_Init+0x236>
 800090a:	bf00      	nop
 800090c:	40010400 	.word	0x40010400
 8000910:	48000400 	.word	0x48000400
 8000914:	48000800 	.word	0x48000800
 8000918:	48000c00 	.word	0x48000c00
 800091c:	48001000 	.word	0x48001000
 8000920:	48001400 	.word	0x48001400
 8000924:	48001800 	.word	0x48001800
 8000928:	48001c00 	.word	0x48001c00
 800092c:	2300      	movs	r3, #0
 800092e:	747b      	strb	r3, [r7, #17]
		SYSCFG_PERI_CLOCK_ENABLE();
 8000930:	4b5e      	ldr	r3, [pc, #376]	; (8000aac <GPIO_Init+0x3b4>)
 8000932:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000934:	4a5d      	ldr	r2, [pc, #372]	; (8000aac <GPIO_Init+0x3b4>)
 8000936:	f043 0301 	orr.w	r3, r3, #1
 800093a:	6613      	str	r3, [r2, #96]	; 0x60
		SYSCFG->EXTICR[tmp1] = portcode << (tmp2*4);
 800093c:	7c7a      	ldrb	r2, [r7, #17]
 800093e:	7cbb      	ldrb	r3, [r7, #18]
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	fa02 f103 	lsl.w	r1, r2, r3
 8000946:	4a5a      	ldr	r2, [pc, #360]	; (8000ab0 <GPIO_Init+0x3b8>)
 8000948:	7cfb      	ldrb	r3, [r7, #19]
 800094a:	3302      	adds	r3, #2
 800094c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3.- Enable the EXTI interrupt delivery using IMR
		EXTI->IMR1 |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000950:	4b58      	ldr	r3, [pc, #352]	; (8000ab4 <GPIO_Init+0x3bc>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	7912      	ldrb	r2, [r2, #4]
 8000958:	4611      	mov	r1, r2
 800095a:	2201      	movs	r2, #1
 800095c:	408a      	lsls	r2, r1
 800095e:	4611      	mov	r1, r2
 8000960:	4a54      	ldr	r2, [pc, #336]	; (8000ab4 <GPIO_Init+0x3bc>)
 8000962:	430b      	orrs	r3, r1
 8000964:	6013      	str	r3, [r2, #0]
	}

	//2.-Configure the speed
	temp=0;
 8000966:	2300      	movs	r3, #0
 8000968:	617b      	str	r3, [r7, #20]
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	799b      	ldrb	r3, [r3, #6]
 800096e:	461a      	mov	r2, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	791b      	ldrb	r3, [r3, #4]
 8000974:	005b      	lsls	r3, r3, #1
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	689a      	ldr	r2, [r3, #8]
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	791b      	ldrb	r3, [r3, #4]
 8000986:	005b      	lsls	r3, r3, #1
 8000988:	2103      	movs	r1, #3
 800098a:	fa01 f303 	lsl.w	r3, r1, r3
 800098e:	43db      	mvns	r3, r3
 8000990:	4619      	mov	r1, r3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	400a      	ands	r2, r1
 8000998:	609a      	str	r2, [r3, #8]
		pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	6899      	ldr	r1, [r3, #8]
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	697a      	ldr	r2, [r7, #20]
 80009a6:	430a      	orrs	r2, r1
 80009a8:	609a      	str	r2, [r3, #8]

	//3.-Configure the pupd settings
	temp=0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	79db      	ldrb	r3, [r3, #7]
 80009b2:	461a      	mov	r2, r3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	791b      	ldrb	r3, [r3, #4]
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	fa02 f303 	lsl.w	r3, r2, r3
 80009be:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	68da      	ldr	r2, [r3, #12]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	791b      	ldrb	r3, [r3, #4]
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	2103      	movs	r1, #3
 80009ce:	fa01 f303 	lsl.w	r3, r1, r3
 80009d2:	43db      	mvns	r3, r3
 80009d4:	4619      	mov	r1, r3
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	400a      	ands	r2, r1
 80009dc:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	68d9      	ldr	r1, [r3, #12]
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	697a      	ldr	r2, [r7, #20]
 80009ea:	430a      	orrs	r2, r1
 80009ec:	60da      	str	r2, [r3, #12]
	//4.-Configure the optype
	temp=0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	7a1b      	ldrb	r3, [r3, #8]
 80009f6:	461a      	mov	r2, r3
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	791b      	ldrb	r3, [r3, #4]
 80009fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000a00:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	685a      	ldr	r2, [r3, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	791b      	ldrb	r3, [r3, #4]
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	2301      	movs	r3, #1
 8000a10:	408b      	lsls	r3, r1
 8000a12:	43db      	mvns	r3, r3
 8000a14:	4619      	mov	r1, r3
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	400a      	ands	r2, r1
 8000a1c:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	6859      	ldr	r1, [r3, #4]
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	697a      	ldr	r2, [r7, #20]
 8000a2a:	430a      	orrs	r2, r1
 8000a2c:	605a      	str	r2, [r3, #4]
	temp=0;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	617b      	str	r3, [r7, #20]
	//5.-Configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	795b      	ldrb	r3, [r3, #5]
 8000a36:	2b02      	cmp	r3, #2
 8000a38:	d131      	bne.n	8000a9e <GPIO_Init+0x3a6>
	{
		uint8_t temp1, temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	791b      	ldrb	r3, [r3, #4]
 8000a3e:	08db      	lsrs	r3, r3, #3
 8000a40:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	791b      	ldrb	r3, [r3, #4]
 8000a46:	f003 0307 	and.w	r3, r3, #7
 8000a4a:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	7c3a      	ldrb	r2, [r7, #16]
 8000a52:	3208      	adds	r2, #8
 8000a54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000a58:	7bfb      	ldrb	r3, [r7, #15]
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	220f      	movs	r2, #15
 8000a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a62:	43db      	mvns	r3, r3
 8000a64:	4618      	mov	r0, r3
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	7c3a      	ldrb	r2, [r7, #16]
 8000a6c:	4001      	ands	r1, r0
 8000a6e:	3208      	adds	r2, #8
 8000a70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	7c3a      	ldrb	r2, [r7, #16]
 8000a7a:	3208      	adds	r2, #8
 8000a7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	7a5b      	ldrb	r3, [r3, #9]
 8000a84:	461a      	mov	r2, r3
 8000a86:	7bfb      	ldrb	r3, [r7, #15]
 8000a88:	009b      	lsls	r3, r3, #2
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	4618      	mov	r0, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	7c3a      	ldrb	r2, [r7, #16]
 8000a96:	4301      	orrs	r1, r0
 8000a98:	3208      	adds	r2, #8
 8000a9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 8000a9e:	bf00      	nop
 8000aa0:	371c      	adds	r7, #28
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	40021000 	.word	0x40021000
 8000ab0:	40010000 	.word	0x40010000
 8000ab4:	40010400 	.word	0x40010400

08000ab8 <GPIO_IRQInterruptConfig>:
	pGPIOx->ODR ^= (1 << PinNumber);
}

/*IRQ configuration and handling*/
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	460a      	mov	r2, r1
 8000ac2:	71fb      	strb	r3, [r7, #7]
 8000ac4:	4613      	mov	r3, r2
 8000ac6:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 8000ac8:	79bb      	ldrb	r3, [r7, #6]
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d133      	bne.n	8000b36 <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	2b1f      	cmp	r3, #31
 8000ad2:	d80a      	bhi.n	8000aea <GPIO_IRQInterruptConfig+0x32>
		{
			//program ISER0 register
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000ad4:	4b35      	ldr	r3, [pc, #212]	; (8000bac <GPIO_IRQInterruptConfig+0xf4>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	79fa      	ldrb	r2, [r7, #7]
 8000ada:	2101      	movs	r1, #1
 8000adc:	fa01 f202 	lsl.w	r2, r1, r2
 8000ae0:	4611      	mov	r1, r2
 8000ae2:	4a32      	ldr	r2, [pc, #200]	; (8000bac <GPIO_IRQInterruptConfig+0xf4>)
 8000ae4:	430b      	orrs	r3, r1
 8000ae6:	6013      	str	r3, [r2, #0]
		{
			//program ICER2 register
			*NVIC_ICER2 |= (1 << (IRQNumber %64));
		}
	}
}
 8000ae8:	e059      	b.n	8000b9e <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 8000aea:	79fb      	ldrb	r3, [r7, #7]
 8000aec:	2b1f      	cmp	r3, #31
 8000aee:	d90f      	bls.n	8000b10 <GPIO_IRQInterruptConfig+0x58>
 8000af0:	79fb      	ldrb	r3, [r7, #7]
 8000af2:	2b3f      	cmp	r3, #63	; 0x3f
 8000af4:	d80c      	bhi.n	8000b10 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 8000af6:	4b2e      	ldr	r3, [pc, #184]	; (8000bb0 <GPIO_IRQInterruptConfig+0xf8>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	79fa      	ldrb	r2, [r7, #7]
 8000afc:	f002 021f 	and.w	r2, r2, #31
 8000b00:	2101      	movs	r1, #1
 8000b02:	fa01 f202 	lsl.w	r2, r1, r2
 8000b06:	4611      	mov	r1, r2
 8000b08:	4a29      	ldr	r2, [pc, #164]	; (8000bb0 <GPIO_IRQInterruptConfig+0xf8>)
 8000b0a:	430b      	orrs	r3, r1
 8000b0c:	6013      	str	r3, [r2, #0]
 8000b0e:	e046      	b.n	8000b9e <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 64 && IRQNumber < 96)
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	2b40      	cmp	r3, #64	; 0x40
 8000b14:	d943      	bls.n	8000b9e <GPIO_IRQInterruptConfig+0xe6>
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	2b5f      	cmp	r3, #95	; 0x5f
 8000b1a:	d840      	bhi.n	8000b9e <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 64));
 8000b1c:	4b25      	ldr	r3, [pc, #148]	; (8000bb4 <GPIO_IRQInterruptConfig+0xfc>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	79fa      	ldrb	r2, [r7, #7]
 8000b22:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000b26:	2101      	movs	r1, #1
 8000b28:	fa01 f202 	lsl.w	r2, r1, r2
 8000b2c:	4611      	mov	r1, r2
 8000b2e:	4a21      	ldr	r2, [pc, #132]	; (8000bb4 <GPIO_IRQInterruptConfig+0xfc>)
 8000b30:	430b      	orrs	r3, r1
 8000b32:	6013      	str	r3, [r2, #0]
}
 8000b34:	e033      	b.n	8000b9e <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	2b1f      	cmp	r3, #31
 8000b3a:	d80a      	bhi.n	8000b52 <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 8000b3c:	4b1e      	ldr	r3, [pc, #120]	; (8000bb8 <GPIO_IRQInterruptConfig+0x100>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	79fa      	ldrb	r2, [r7, #7]
 8000b42:	2101      	movs	r1, #1
 8000b44:	fa01 f202 	lsl.w	r2, r1, r2
 8000b48:	4611      	mov	r1, r2
 8000b4a:	4a1b      	ldr	r2, [pc, #108]	; (8000bb8 <GPIO_IRQInterruptConfig+0x100>)
 8000b4c:	430b      	orrs	r3, r1
 8000b4e:	6013      	str	r3, [r2, #0]
}
 8000b50:	e025      	b.n	8000b9e <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	2b1f      	cmp	r3, #31
 8000b56:	d90f      	bls.n	8000b78 <GPIO_IRQInterruptConfig+0xc0>
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	2b3f      	cmp	r3, #63	; 0x3f
 8000b5c:	d80c      	bhi.n	8000b78 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber %32));
 8000b5e:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <GPIO_IRQInterruptConfig+0x104>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	79fa      	ldrb	r2, [r7, #7]
 8000b64:	f002 021f 	and.w	r2, r2, #31
 8000b68:	2101      	movs	r1, #1
 8000b6a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b6e:	4611      	mov	r1, r2
 8000b70:	4a12      	ldr	r2, [pc, #72]	; (8000bbc <GPIO_IRQInterruptConfig+0x104>)
 8000b72:	430b      	orrs	r3, r1
 8000b74:	6013      	str	r3, [r2, #0]
 8000b76:	e012      	b.n	8000b9e <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 64 && IRQNumber < 96)
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	2b40      	cmp	r3, #64	; 0x40
 8000b7c:	d90f      	bls.n	8000b9e <GPIO_IRQInterruptConfig+0xe6>
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	2b5f      	cmp	r3, #95	; 0x5f
 8000b82:	d80c      	bhi.n	8000b9e <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1 << (IRQNumber %64));
 8000b84:	4b0e      	ldr	r3, [pc, #56]	; (8000bc0 <GPIO_IRQInterruptConfig+0x108>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	79fa      	ldrb	r2, [r7, #7]
 8000b8a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000b8e:	2101      	movs	r1, #1
 8000b90:	fa01 f202 	lsl.w	r2, r1, r2
 8000b94:	4611      	mov	r1, r2
 8000b96:	4a0a      	ldr	r2, [pc, #40]	; (8000bc0 <GPIO_IRQInterruptConfig+0x108>)
 8000b98:	430b      	orrs	r3, r1
 8000b9a:	6013      	str	r3, [r2, #0]
}
 8000b9c:	e7ff      	b.n	8000b9e <GPIO_IRQInterruptConfig+0xe6>
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	e000e100 	.word	0xe000e100
 8000bb0:	e000e104 	.word	0xe000e104
 8000bb4:	e000e108 	.word	0xe000e108
 8000bb8:	e000e180 	.word	0xe000e180
 8000bbc:	e000e184 	.word	0xe000e184
 8000bc0:	e000e188 	.word	0xe000e188

08000bc4 <GPIO_IRQPriorityConfig>:

void GPIO_IRQPriorityConfig (uint8_t IRQNumber, uint32_t IRQPriority)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b085      	sub	sp, #20
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	6039      	str	r1, [r7, #0]
 8000bce:	71fb      	strb	r3, [r7, #7]
	//1 first find out the ipr register
	uint8_t iprx = IRQNumber / 4;
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	089b      	lsrs	r3, r3, #2
 8000bd4:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber % 4;
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	f003 0303 	and.w	r3, r3, #3
 8000bdc:	73bb      	strb	r3, [r7, #14]
	uint8_t shift_value = (8 * iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);
 8000bde:	7bbb      	ldrb	r3, [r7, #14]
 8000be0:	00db      	lsls	r3, r3, #3
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	3304      	adds	r3, #4
 8000be6:	737b      	strb	r3, [r7, #13]
	*(NVIC_IPR_BASE_ADDR + (iprx)) |= (IRQPriority << shift_value);
 8000be8:	7bfb      	ldrb	r3, [r7, #15]
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000bf0:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000bf4:	6819      	ldr	r1, [r3, #0]
 8000bf6:	7b7b      	ldrb	r3, [r7, #13]
 8000bf8:	683a      	ldr	r2, [r7, #0]
 8000bfa:	409a      	lsls	r2, r3
 8000bfc:	7bfb      	ldrb	r3, [r7, #15]
 8000bfe:	009b      	lsls	r3, r3, #2
 8000c00:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000c04:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000c08:	430a      	orrs	r2, r1
 8000c0a:	601a      	str	r2, [r3, #0]
}
 8000c0c:	bf00      	nop
 8000c0e:	3714      	adds	r7, #20
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <GPIO_IRQHandling>:

void GPIO_IRQHandling(uint8_t PinNumber)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	71fb      	strb	r3, [r7, #7]
	if(EXTI->PR1 & (1 << PinNumber))
 8000c22:	4b0c      	ldr	r3, [pc, #48]	; (8000c54 <GPIO_IRQHandling+0x3c>)
 8000c24:	695b      	ldr	r3, [r3, #20]
 8000c26:	79fa      	ldrb	r2, [r7, #7]
 8000c28:	2101      	movs	r1, #1
 8000c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c2e:	4013      	ands	r3, r2
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d009      	beq.n	8000c48 <GPIO_IRQHandling+0x30>
	{
		//limpiar la bandera de la interrupción
		EXTI->PR1 |= (1 << PinNumber);
 8000c34:	4b07      	ldr	r3, [pc, #28]	; (8000c54 <GPIO_IRQHandling+0x3c>)
 8000c36:	695b      	ldr	r3, [r3, #20]
 8000c38:	79fa      	ldrb	r2, [r7, #7]
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	fa01 f202 	lsl.w	r2, r1, r2
 8000c40:	4611      	mov	r1, r2
 8000c42:	4a04      	ldr	r2, [pc, #16]	; (8000c54 <GPIO_IRQHandling+0x3c>)
 8000c44:	430b      	orrs	r3, r1
 8000c46:	6153      	str	r3, [r2, #20]
	}
}
 8000c48:	bf00      	nop
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr
 8000c54:	40010400 	.word	0x40010400

08000c58 <SPI_PeriClockControl>:
 * @EnorDi 					-Enable or disable MACRO
 *
 * @return 					- none
 */
void SPI_PeriClockControl(SPI_Reg_Def_t *pSPIx, uint8_t EnorDi)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000c64:	78fb      	ldrb	r3, [r7, #3]
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d120      	bne.n	8000cac <SPI_PeriClockControl+0x54>
		{
			if(pSPIx == SPI1)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4a22      	ldr	r2, [pc, #136]	; (8000cf8 <SPI_PeriClockControl+0xa0>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d106      	bne.n	8000c80 <SPI_PeriClockControl+0x28>
			{
				SPI1_PERI_CLOCK_ENABLE();
 8000c72:	4b22      	ldr	r3, [pc, #136]	; (8000cfc <SPI_PeriClockControl+0xa4>)
 8000c74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c76:	4a21      	ldr	r2, [pc, #132]	; (8000cfc <SPI_PeriClockControl+0xa4>)
 8000c78:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c7c:	6613      	str	r3, [r2, #96]	; 0x60
		else if (pSPIx == SPI3)
		{
			SPI3_PERI_CLOCK_DISABLE();
		}
	}
}
 8000c7e:	e035      	b.n	8000cec <SPI_PeriClockControl+0x94>
			else if (pSPIx == SPI2)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	4a1f      	ldr	r2, [pc, #124]	; (8000d00 <SPI_PeriClockControl+0xa8>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d106      	bne.n	8000c96 <SPI_PeriClockControl+0x3e>
				SPI2_PERI_CLOCK_ENABLE();
 8000c88:	4b1c      	ldr	r3, [pc, #112]	; (8000cfc <SPI_PeriClockControl+0xa4>)
 8000c8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c8c:	4a1b      	ldr	r2, [pc, #108]	; (8000cfc <SPI_PeriClockControl+0xa4>)
 8000c8e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c92:	6593      	str	r3, [r2, #88]	; 0x58
}
 8000c94:	e02a      	b.n	8000cec <SPI_PeriClockControl+0x94>
			else if (pSPIx == SPI3)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	4a1a      	ldr	r2, [pc, #104]	; (8000d04 <SPI_PeriClockControl+0xac>)
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d126      	bne.n	8000cec <SPI_PeriClockControl+0x94>
				SPI3_PERI_CLOCK_ENABLE();
 8000c9e:	4b17      	ldr	r3, [pc, #92]	; (8000cfc <SPI_PeriClockControl+0xa4>)
 8000ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ca2:	4a16      	ldr	r2, [pc, #88]	; (8000cfc <SPI_PeriClockControl+0xa4>)
 8000ca4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ca8:	6593      	str	r3, [r2, #88]	; 0x58
}
 8000caa:	e01f      	b.n	8000cec <SPI_PeriClockControl+0x94>
		if(pSPIx == SPI1)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	4a12      	ldr	r2, [pc, #72]	; (8000cf8 <SPI_PeriClockControl+0xa0>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d106      	bne.n	8000cc2 <SPI_PeriClockControl+0x6a>
			SPI1_PERI_CLOCK_DISABLE();
 8000cb4:	4b11      	ldr	r3, [pc, #68]	; (8000cfc <SPI_PeriClockControl+0xa4>)
 8000cb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cb8:	4a10      	ldr	r2, [pc, #64]	; (8000cfc <SPI_PeriClockControl+0xa4>)
 8000cba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000cbe:	6613      	str	r3, [r2, #96]	; 0x60
}
 8000cc0:	e014      	b.n	8000cec <SPI_PeriClockControl+0x94>
		else if (pSPIx == SPI2)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4a0e      	ldr	r2, [pc, #56]	; (8000d00 <SPI_PeriClockControl+0xa8>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d106      	bne.n	8000cd8 <SPI_PeriClockControl+0x80>
			SPI2_PERI_CLOCK_DISABLE();
 8000cca:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <SPI_PeriClockControl+0xa4>)
 8000ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cce:	4a0b      	ldr	r2, [pc, #44]	; (8000cfc <SPI_PeriClockControl+0xa4>)
 8000cd0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000cd4:	6593      	str	r3, [r2, #88]	; 0x58
}
 8000cd6:	e009      	b.n	8000cec <SPI_PeriClockControl+0x94>
		else if (pSPIx == SPI3)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4a0a      	ldr	r2, [pc, #40]	; (8000d04 <SPI_PeriClockControl+0xac>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d105      	bne.n	8000cec <SPI_PeriClockControl+0x94>
			SPI3_PERI_CLOCK_DISABLE();
 8000ce0:	4b06      	ldr	r3, [pc, #24]	; (8000cfc <SPI_PeriClockControl+0xa4>)
 8000ce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ce4:	4a05      	ldr	r2, [pc, #20]	; (8000cfc <SPI_PeriClockControl+0xa4>)
 8000ce6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000cea:	6593      	str	r3, [r2, #88]	; 0x58
}
 8000cec:	bf00      	nop
 8000cee:	370c      	adds	r7, #12
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr
 8000cf8:	40013000 	.word	0x40013000
 8000cfc:	40021000 	.word	0x40021000
 8000d00:	40003800 	.word	0x40003800
 8000d04:	40003c00 	.word	0x40003c00

08000d08 <SPI_Init>:
 * @param SPI_Handle_t 		- Pointer to the SPI handle structure
 *
 * @return 					- None
 */
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
	//Peripheral clock enable
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2101      	movs	r1, #1
 8000d16:	4618      	mov	r0, r3
 8000d18:	f7ff ff9e 	bl	8000c58 <SPI_PeriClockControl>

	//first configure CR1 register
	uint32_t tempreg = 0;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	60fb      	str	r3, [r7, #12]

	//1. Configurar el modo del dispositivo
	tempreg |= pSPIHandle->SPI_Config.SPI_DeviceMode << MSTR_BIT;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	791b      	ldrb	r3, [r3, #4]
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	461a      	mov	r2, r3
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	60fb      	str	r3, [r7, #12]

	//2. Configurar el bus
	if(pSPIHandle->SPI_Config.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	795b      	ldrb	r3, [r3, #5]
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d104      	bne.n	8000d40 <SPI_Init+0x38>
	{
		//Bit BIDI MODE debe ser 0 (2-line unidirectional data mode selected)
		tempreg &= ~(1<< BIDIMODE_BIT);
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d3c:	60fb      	str	r3, [r7, #12]
 8000d3e:	e014      	b.n	8000d6a <SPI_Init+0x62>
	}else if(pSPIHandle->SPI_Config.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	795b      	ldrb	r3, [r3, #5]
 8000d44:	2b02      	cmp	r3, #2
 8000d46:	d104      	bne.n	8000d52 <SPI_Init+0x4a>
	{
		//Bit BIDI MODE debe ser 1 (1-line bidirectional data mode selected)
		tempreg |= (1 << BIDIMODE_BIT);
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d4e:	60fb      	str	r3, [r7, #12]
 8000d50:	e00b      	b.n	8000d6a <SPI_Init+0x62>
	}else if(pSPIHandle->SPI_Config.SPI_BusConfig == SPI_BUS_CONFIG_S_RXONLY)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	795b      	ldrb	r3, [r3, #5]
 8000d56:	2b03      	cmp	r3, #3
 8000d58:	d107      	bne.n	8000d6a <SPI_Init+0x62>
	{
		//Bit BIDI MODE debe ser 0 (2-line unidirectional data mode selected)
		//BIT RXONLY debe ser 1 (enables simplex communication using a single unidirectional line to receive data exclusively.)
		tempreg &= ~(1 << BIDIMODE_BIT);
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d60:	60fb      	str	r3, [r7, #12]
		tempreg |= (1 << RXONLY_BIT);
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d68:	60fb      	str	r3, [r7, #12]
	}

	//3. Configurar velocidad
	tempreg &= ~(3 <<  BR_BIT);
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	f023 0318 	bic.w	r3, r3, #24
 8000d70:	60fb      	str	r3, [r7, #12]
	tempreg |= (pSPIHandle->SPI_Config.SPI_SclkSpeed << BR_BIT);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	799b      	ldrb	r3, [r3, #6]
 8000d76:	00db      	lsls	r3, r3, #3
 8000d78:	461a      	mov	r2, r3
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	60fb      	str	r3, [r7, #12]

	//4. Configurar CLOCK POLARITY CPOL (estado del reloj en idle)
	tempreg |= (pSPIHandle->SPI_Config.SPI_CPOL << CPOL_BIT);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	7a1b      	ldrb	r3, [r3, #8]
 8000d84:	005b      	lsls	r3, r3, #1
 8000d86:	461a      	mov	r2, r3
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	60fb      	str	r3, [r7, #12]

	//5. Configurar CLOCK PHASE CPHA (en que flanco va a ser muestreada la información)
	tempreg |= (pSPIHandle->SPI_Config.SPI_CPHA << CPHA_BIT);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	7a5b      	ldrb	r3, [r3, #9]
 8000d92:	461a      	mov	r2, r3
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	60fb      	str	r3, [r7, #12]

	//6. Configurar Slave Select ++++SW or HW?
	tempreg |= (pSPIHandle->SPI_Config.SPI_SSM << SSM_BIT);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	7a9b      	ldrb	r3, [r3, #10]
 8000d9e:	025b      	lsls	r3, r3, #9
 8000da0:	461a      	mov	r2, r3
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	4313      	orrs	r3, r2
 8000da6:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 |= tempreg;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	6819      	ldr	r1, [r3, #0]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	68fa      	ldr	r2, [r7, #12]
 8000db4:	430a      	orrs	r2, r1
 8000db6:	601a      	str	r2, [r3, #0]

	//7 configure data size in CR2 register
	pSPIHandle->pSPIx->CR2 |= (pSPIHandle->SPI_Config.SPI_DS << DS_BIT);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	685a      	ldr	r2, [r3, #4]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	79db      	ldrb	r3, [r3, #7]
 8000dc2:	021b      	lsls	r3, r3, #8
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	430a      	orrs	r2, r1
 8000dcc:	605a      	str	r2, [r3, #4]
	if(pSPIHandle->SPI_Config.SPI_DS == SPI_DS_8_BITS)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	79db      	ldrb	r3, [r3, #7]
 8000dd2:	2b07      	cmp	r3, #7
 8000dd4:	d107      	bne.n	8000de6 <SPI_Init+0xde>
	{
		pSPIHandle->pSPIx->CR2 |= (THRESHOLD_8_BIT << FRXTH_BIT);
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	685a      	ldr	r2, [r3, #4]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000de4:	605a      	str	r2, [r3, #4]
	}
}
 8000de6:	bf00      	nop
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <SPI_GetFlagStatus>:

	}
}

uint8_t SPI_GetFlagStatus(SPI_Reg_Def_t *pSPIx, uint32_t FlagName)
{
 8000dee:	b480      	push	{r7}
 8000df0:	b083      	sub	sp, #12
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	6078      	str	r0, [r7, #4]
 8000df6:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	689a      	ldr	r2, [r3, #8]
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	4013      	ands	r3, r2
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000e04:	2301      	movs	r3, #1
 8000e06:	e000      	b.n	8000e0a <SPI_GetFlagStatus+0x1c>
	}

	return FLAG_RESET;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <SPI_SSOEConfig>:
		pSPIx->CR1 &= ~(1 << SSI_BIT);
	}
}

void SPI_SSOEConfig(SPI_Reg_Def_t *pSPIx,uint8_t EnorDi)
{
 8000e16:	b480      	push	{r7}
 8000e18:	b083      	sub	sp, #12
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	6078      	str	r0, [r7, #4]
 8000e1e:	460b      	mov	r3, r1
 8000e20:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000e22:	78fb      	ldrb	r3, [r7, #3]
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d106      	bne.n	8000e36 <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |= (1 << SSOE_BIT);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	f043 0204 	orr.w	r2, r3, #4
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->CR2 &= ~(1 << SSOE_BIT);
	}
}
 8000e34:	e005      	b.n	8000e42 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SSOE_BIT);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f023 0204 	bic.w	r2, r3, #4
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	605a      	str	r2, [r3, #4]
}
 8000e42:	bf00      	nop
 8000e44:	370c      	adds	r7, #12
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr

08000e4e <SPI_PeripheralClontrol>:

void SPI_PeripheralClontrol(SPI_Reg_Def_t *pSPIx,uint8_t EnorDi)
{
 8000e4e:	b480      	push	{r7}
 8000e50:	b083      	sub	sp, #12
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	6078      	str	r0, [r7, #4]
 8000e56:	460b      	mov	r3, r1
 8000e58:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000e5a:	78fb      	ldrb	r3, [r7, #3]
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d106      	bne.n	8000e6e <SPI_PeripheralClontrol+0x20>
	{
		pSPIx->CR1 |= (1 << SPE_BIT);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SPE_BIT);
	}
}
 8000e6c:	e005      	b.n	8000e7a <SPI_PeripheralClontrol+0x2c>
		pSPIx->CR1 &= ~(1 << SPE_BIT);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	601a      	str	r2, [r3, #0]
}
 8000e7a:	bf00      	nop
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
	...

08000e88 <SPI_IRQInterruptConfig>:
 * @param EnorDi 			- Enable or disable
 *
 * @return 					- None
 */
void SPI_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	460a      	mov	r2, r1
 8000e92:	71fb      	strb	r3, [r7, #7]
 8000e94:	4613      	mov	r3, r2
 8000e96:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 8000e98:	79bb      	ldrb	r3, [r7, #6]
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d133      	bne.n	8000f06 <SPI_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <= 31)
 8000e9e:	79fb      	ldrb	r3, [r7, #7]
 8000ea0:	2b1f      	cmp	r3, #31
 8000ea2:	d80a      	bhi.n	8000eba <SPI_IRQInterruptConfig+0x32>
		{
			//program ISER0 register
			*NVIC_ISER0 |= (1 << IRQNumber);
 8000ea4:	4b35      	ldr	r3, [pc, #212]	; (8000f7c <SPI_IRQInterruptConfig+0xf4>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	79fa      	ldrb	r2, [r7, #7]
 8000eaa:	2101      	movs	r1, #1
 8000eac:	fa01 f202 	lsl.w	r2, r1, r2
 8000eb0:	4611      	mov	r1, r2
 8000eb2:	4a32      	ldr	r2, [pc, #200]	; (8000f7c <SPI_IRQInterruptConfig+0xf4>)
 8000eb4:	430b      	orrs	r3, r1
 8000eb6:	6013      	str	r3, [r2, #0]
		{
			//program ICER2 register
			*NVIC_ICER2 |= (1 << (IRQNumber %64));
		}
	}
}
 8000eb8:	e059      	b.n	8000f6e <SPI_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	2b1f      	cmp	r3, #31
 8000ebe:	d90f      	bls.n	8000ee0 <SPI_IRQInterruptConfig+0x58>
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	2b3f      	cmp	r3, #63	; 0x3f
 8000ec4:	d80c      	bhi.n	8000ee0 <SPI_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 8000ec6:	4b2e      	ldr	r3, [pc, #184]	; (8000f80 <SPI_IRQInterruptConfig+0xf8>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	79fa      	ldrb	r2, [r7, #7]
 8000ecc:	f002 021f 	and.w	r2, r2, #31
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ed6:	4611      	mov	r1, r2
 8000ed8:	4a29      	ldr	r2, [pc, #164]	; (8000f80 <SPI_IRQInterruptConfig+0xf8>)
 8000eda:	430b      	orrs	r3, r1
 8000edc:	6013      	str	r3, [r2, #0]
 8000ede:	e046      	b.n	8000f6e <SPI_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 64 && IRQNumber < 96)
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	2b40      	cmp	r3, #64	; 0x40
 8000ee4:	d943      	bls.n	8000f6e <SPI_IRQInterruptConfig+0xe6>
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	2b5f      	cmp	r3, #95	; 0x5f
 8000eea:	d840      	bhi.n	8000f6e <SPI_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= (1 << (IRQNumber % 64));
 8000eec:	4b25      	ldr	r3, [pc, #148]	; (8000f84 <SPI_IRQInterruptConfig+0xfc>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	79fa      	ldrb	r2, [r7, #7]
 8000ef2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	fa01 f202 	lsl.w	r2, r1, r2
 8000efc:	4611      	mov	r1, r2
 8000efe:	4a21      	ldr	r2, [pc, #132]	; (8000f84 <SPI_IRQInterruptConfig+0xfc>)
 8000f00:	430b      	orrs	r3, r1
 8000f02:	6013      	str	r3, [r2, #0]
}
 8000f04:	e033      	b.n	8000f6e <SPI_IRQInterruptConfig+0xe6>
		if(IRQNumber <= 31)
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	2b1f      	cmp	r3, #31
 8000f0a:	d80a      	bhi.n	8000f22 <SPI_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= (1 << IRQNumber);
 8000f0c:	4b1e      	ldr	r3, [pc, #120]	; (8000f88 <SPI_IRQInterruptConfig+0x100>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	79fa      	ldrb	r2, [r7, #7]
 8000f12:	2101      	movs	r1, #1
 8000f14:	fa01 f202 	lsl.w	r2, r1, r2
 8000f18:	4611      	mov	r1, r2
 8000f1a:	4a1b      	ldr	r2, [pc, #108]	; (8000f88 <SPI_IRQInterruptConfig+0x100>)
 8000f1c:	430b      	orrs	r3, r1
 8000f1e:	6013      	str	r3, [r2, #0]
}
 8000f20:	e025      	b.n	8000f6e <SPI_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 31 && IRQNumber < 64)
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	2b1f      	cmp	r3, #31
 8000f26:	d90f      	bls.n	8000f48 <SPI_IRQInterruptConfig+0xc0>
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	2b3f      	cmp	r3, #63	; 0x3f
 8000f2c:	d80c      	bhi.n	8000f48 <SPI_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= (1 << (IRQNumber %32));
 8000f2e:	4b17      	ldr	r3, [pc, #92]	; (8000f8c <SPI_IRQInterruptConfig+0x104>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	79fa      	ldrb	r2, [r7, #7]
 8000f34:	f002 021f 	and.w	r2, r2, #31
 8000f38:	2101      	movs	r1, #1
 8000f3a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f3e:	4611      	mov	r1, r2
 8000f40:	4a12      	ldr	r2, [pc, #72]	; (8000f8c <SPI_IRQInterruptConfig+0x104>)
 8000f42:	430b      	orrs	r3, r1
 8000f44:	6013      	str	r3, [r2, #0]
 8000f46:	e012      	b.n	8000f6e <SPI_IRQInterruptConfig+0xe6>
		else if(IRQNumber > 64 && IRQNumber < 96)
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	2b40      	cmp	r3, #64	; 0x40
 8000f4c:	d90f      	bls.n	8000f6e <SPI_IRQInterruptConfig+0xe6>
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	2b5f      	cmp	r3, #95	; 0x5f
 8000f52:	d80c      	bhi.n	8000f6e <SPI_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= (1 << (IRQNumber %64));
 8000f54:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <SPI_IRQInterruptConfig+0x108>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	79fa      	ldrb	r2, [r7, #7]
 8000f5a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000f5e:	2101      	movs	r1, #1
 8000f60:	fa01 f202 	lsl.w	r2, r1, r2
 8000f64:	4611      	mov	r1, r2
 8000f66:	4a0a      	ldr	r2, [pc, #40]	; (8000f90 <SPI_IRQInterruptConfig+0x108>)
 8000f68:	430b      	orrs	r3, r1
 8000f6a:	6013      	str	r3, [r2, #0]
}
 8000f6c:	e7ff      	b.n	8000f6e <SPI_IRQInterruptConfig+0xe6>
 8000f6e:	bf00      	nop
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	e000e100 	.word	0xe000e100
 8000f80:	e000e104 	.word	0xe000e104
 8000f84:	e000e108 	.word	0xe000e108
 8000f88:	e000e180 	.word	0xe000e180
 8000f8c:	e000e184 	.word	0xe000e184
 8000f90:	e000e188 	.word	0xe000e188

08000f94 <SPI_IRQPriorityConfig>:

void SPI_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	6039      	str	r1, [r7, #0]
 8000f9e:	71fb      	strb	r3, [r7, #7]
	//1 first find out the ipr register
	uint8_t iprx = IRQNumber / 4;
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	089b      	lsrs	r3, r3, #2
 8000fa4:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber % 4;
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	f003 0303 	and.w	r3, r3, #3
 8000fac:	73bb      	strb	r3, [r7, #14]
	uint8_t shift_value = (8 * iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);
 8000fae:	7bbb      	ldrb	r3, [r7, #14]
 8000fb0:	00db      	lsls	r3, r3, #3
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	737b      	strb	r3, [r7, #13]
	*(NVIC_IPR_BASE_ADDR + (iprx)) |= (IRQPriority << shift_value);
 8000fb8:	7bfb      	ldrb	r3, [r7, #15]
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000fc0:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000fc4:	6819      	ldr	r1, [r3, #0]
 8000fc6:	7b7b      	ldrb	r3, [r7, #13]
 8000fc8:	683a      	ldr	r2, [r7, #0]
 8000fca:	409a      	lsls	r2, r3
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	009b      	lsls	r3, r3, #2
 8000fd0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000fd4:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	601a      	str	r2, [r3, #0]
}
 8000fdc:	bf00      	nop
 8000fde:	3714      	adds	r7, #20
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <SPI_SendDataIT>:


uint8_t SPI_SendDataIT(SPI_Handle_t *pSPIHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b087      	sub	sp, #28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
	uint8_t state = pSPIHandle->TxState;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	7d9b      	ldrb	r3, [r3, #22]
 8000ff8:	75fb      	strb	r3, [r7, #23]

	if(state != SPI_BUSY_IN_TX)
 8000ffa:	7dfb      	ldrb	r3, [r7, #23]
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d011      	beq.n	8001024 <SPI_SendDataIT+0x3c>
	{
		//1.-Guardar la dirección del TX buffer en una variable global
		pSPIHandle->pTxBuffer = pTxBuffer;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	68ba      	ldr	r2, [r7, #8]
 8001004:	60da      	str	r2, [r3, #12]
		pSPIHandle->TxLen = Len;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	b2da      	uxtb	r2, r3
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	751a      	strb	r2, [r3, #20]

		//2.- Marcar el estado de SPI como ocupado en transmision, para que ningúng otro código pueda usar el mismo SPI.
		pSPIHandle->TxState = SPI_BUSY_IN_TX;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	2202      	movs	r2, #2
 8001012:	759a      	strb	r2, [r3, #22]
		//3.- Habilitar la interrupción TXEIE (a nivel del microcontrolador)
		pSPIHandle->pSPIx->CR2 |= (ENABLE << TXEIE_BIT);
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	685a      	ldr	r2, [r3, #4]
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001022:	605a      	str	r2, [r3, #4]
	}



//4.- Transmision de datos se va a llevar acabo por el Interrupt Service Routine.( se implementará después )
	return state;
 8001024:	7dfb      	ldrb	r3, [r7, #23]
}
 8001026:	4618      	mov	r0, r3
 8001028:	371c      	adds	r7, #28
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr

08001032 <SPI_ReceiveDataIT>:

uint8_t SPI_ReceiveDataIT(SPI_Handle_t *pSPIHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 8001032:	b480      	push	{r7}
 8001034:	b087      	sub	sp, #28
 8001036:	af00      	add	r7, sp, #0
 8001038:	60f8      	str	r0, [r7, #12]
 800103a:	60b9      	str	r1, [r7, #8]
 800103c:	607a      	str	r2, [r7, #4]

	uint8_t state = pSPIHandle->RxState;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	7ddb      	ldrb	r3, [r3, #23]
 8001042:	75fb      	strb	r3, [r7, #23]

	if(state != SPI_BUSY_IN_RX)
 8001044:	7dfb      	ldrb	r3, [r7, #23]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d011      	beq.n	800106e <SPI_ReceiveDataIT+0x3c>
	{
		//1.- Save the Tx buffer address and len information in some global variables
			pSPIHandle->pRxBuffer = pTxBuffer;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	68ba      	ldr	r2, [r7, #8]
 800104e:	611a      	str	r2, [r3, #16]
			pSPIHandle->RxLen = Len;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	b2da      	uxtb	r2, r3
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	755a      	strb	r2, [r3, #21]
		//2.- Mark the SPI state as busy in transmission so that no other code can take over same
		//    SPI peripheral until transmission is over
			pSPIHandle->RxState = SPI_BUSY_IN_RX;
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2201      	movs	r2, #1
 800105c:	75da      	strb	r2, [r3, #23]
		//3.- Enable the RXNEIE control bit to get interrupt whenever TXE flag is set in SR
			pSPIHandle->pSPIx->CR2 |= (ENABLE << RXNEIE_BIT);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	685a      	ldr	r2, [r3, #4]
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800106c:	605a      	str	r2, [r3, #4]
	}
	return state;
 800106e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001070:	4618      	mov	r0, r3
 8001072:	371c      	adds	r7, #28
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <SPI_IRQHandling>:

void SPI_IRQHandling(SPI_Handle_t *pSPIHandle)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]

	uint8_t temp1, temp2;

	//First check for TXE
	temp1 = pSPIHandle->pSPIx->SR & (1 << TXE_BIT);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	b2db      	uxtb	r3, r3
 800108c:	f003 0302 	and.w	r3, r3, #2
 8001090:	73fb      	strb	r3, [r7, #15]
	temp2 = pSPIHandle->pSPIx->CR2 & (1 << TXEIE_BIT);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	b2db      	uxtb	r3, r3
 800109a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800109e:	73bb      	strb	r3, [r7, #14]

	if(temp1 && temp2)
 80010a0:	7bfb      	ldrb	r3, [r7, #15]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d005      	beq.n	80010b2 <SPI_IRQHandling+0x36>
 80010a6:	7bbb      	ldrb	r3, [r7, #14]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d002      	beq.n	80010b2 <SPI_IRQHandling+0x36>
	{
		//handle TXE
		spi_txe_interrupt_handle(pSPIHandle);
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f000 f832 	bl	8001116 <spi_txe_interrupt_handle>
	}

	//check for RXNE
	temp1 = pSPIHandle->pSPIx->SR & (1 << RXNE_BIT);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	f003 0301 	and.w	r3, r3, #1
 80010be:	73fb      	strb	r3, [r7, #15]
	temp2 = pSPIHandle->pSPIx->CR2 & (1 << RXNEIE_BIT);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010cc:	73bb      	strb	r3, [r7, #14]

	if(temp1 && temp2)
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d005      	beq.n	80010e0 <SPI_IRQHandling+0x64>
 80010d4:	7bbb      	ldrb	r3, [r7, #14]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d002      	beq.n	80010e0 <SPI_IRQHandling+0x64>
	{
		//handle RXNE
		spi_rxne_interrupt_handle(pSPIHandle);
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f000 f876 	bl	80011cc <spi_rxne_interrupt_handle>
	}

	//check for ovr flag
	temp1 = pSPIHandle->pSPIx->SR & (1 << OVR_BIT);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010ec:	73fb      	strb	r3, [r7, #15]
	temp2 = pSPIHandle->pSPIx->CR2 & (1 << ERRIE_BIT);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	f003 0320 	and.w	r3, r3, #32
 80010fa:	73bb      	strb	r3, [r7, #14]
	if(temp1 && temp2)
 80010fc:	7bfb      	ldrb	r3, [r7, #15]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d005      	beq.n	800110e <SPI_IRQHandling+0x92>
 8001102:	7bbb      	ldrb	r3, [r7, #14]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d002      	beq.n	800110e <SPI_IRQHandling+0x92>
	{
		//handle RXNE
		spi_ovr_interrupt_handle(pSPIHandle);
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f000 f8ba 	bl	8001282 <spi_ovr_interrupt_handle>
	}
}
 800110e:	bf00      	nop
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <spi_txe_interrupt_handle>:

static void spi_txe_interrupt_handle(SPI_Handle_t *pSPIHandle)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b084      	sub	sp, #16
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]

		if((pSPIHandle->pSPIx->CR2>>8 & 0xF) ==  SPI_DS_8_BITS) /*Evaluar si el data size es 8 bits*/
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	0a1b      	lsrs	r3, r3, #8
 8001126:	f003 030f 	and.w	r3, r3, #15
 800112a:	2b07      	cmp	r3, #7
 800112c:	d112      	bne.n	8001154 <spi_txe_interrupt_handle+0x3e>
		{
			//8 bits data size
			*((__vo uint8_t*)&pSPIHandle->pSPIx->DR) = *((uint8_t*)pSPIHandle->pTxBuffer);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	68da      	ldr	r2, [r3, #12]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	330c      	adds	r3, #12
 8001138:	7812      	ldrb	r2, [r2, #0]
 800113a:	701a      	strb	r2, [r3, #0]
			pSPIHandle->TxLen--;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	7d1b      	ldrb	r3, [r3, #20]
 8001140:	3b01      	subs	r3, #1
 8001142:	b2da      	uxtb	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	751a      	strb	r2, [r3, #20]
			pSPIHandle->pTxBuffer++;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	1c5a      	adds	r2, r3, #1
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	e02c      	b.n	80011ae <spi_txe_interrupt_handle+0x98>
		}else if((pSPIHandle->pSPIx->CR2>>8 & 0xF) ==  SPI_DS_16_BITS) /*Evaluar si el data size es 16 bits*/
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	0a1b      	lsrs	r3, r3, #8
 800115c:	f003 030f 	and.w	r3, r3, #15
 8001160:	2b0f      	cmp	r3, #15
 8001162:	d124      	bne.n	80011ae <spi_txe_interrupt_handle+0x98>
		{
			//16 bits data size
			uint16_t Data_swaped;
			Data_swaped = (*((__vo uint16_t*)pSPIHandle->pTxBuffer) << 8| (*((__vo uint16_t*)pSPIHandle->pTxBuffer + 1)));
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	881b      	ldrh	r3, [r3, #0]
 800116a:	b29b      	uxth	r3, r3
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	b21a      	sxth	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	3302      	adds	r3, #2
 8001176:	881b      	ldrh	r3, [r3, #0]
 8001178:	b29b      	uxth	r3, r3
 800117a:	b21b      	sxth	r3, r3
 800117c:	4313      	orrs	r3, r2
 800117e:	b21b      	sxth	r3, r3
 8001180:	81fb      	strh	r3, [r7, #14]


			*((__vo uint16_t*)&pSPIHandle->pSPIx->DR) = Data_swaped;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	330c      	adds	r3, #12
 8001188:	89fa      	ldrh	r2, [r7, #14]
 800118a:	801a      	strh	r2, [r3, #0]
			pSPIHandle->TxLen--;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	7d1b      	ldrb	r3, [r3, #20]
 8001190:	3b01      	subs	r3, #1
 8001192:	b2da      	uxtb	r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	751a      	strb	r2, [r3, #20]
			pSPIHandle->TxLen--;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	7d1b      	ldrb	r3, [r3, #20]
 800119c:	3b01      	subs	r3, #1
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	751a      	strb	r2, [r3, #20]
			pSPIHandle->pTxBuffer+=2; //se incrementa 2 el Tx buffer ya que estamos mandando 2 bytes
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	1c9a      	adds	r2, r3, #2
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	60da      	str	r2, [r3, #12]
		}

		if(!pSPIHandle->TxLen)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	7d1b      	ldrb	r3, [r3, #20]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d106      	bne.n	80011c4 <spi_txe_interrupt_handle+0xae>
		{
			//Cerrar la comunicación
			SPI_CloseTransmission(pSPIHandle);
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f000 f87b 	bl	80012b2 <SPI_CloseTransmission>
			//llamar al callback
			SPI_ApplicationEventCallback(pSPIHandle,SPI_EVENT_TX_CMPLT);
 80011bc:	2101      	movs	r1, #1
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f7ff f96c 	bl	800049c <SPI_ApplicationEventCallback>
		}
}
 80011c4:	bf00      	nop
 80011c6:	3710      	adds	r7, #16
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <spi_rxne_interrupt_handle>:

static void spi_rxne_interrupt_handle(SPI_Handle_t *pSPIHandle)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	if((pSPIHandle->pSPIx->CR2>>8 & 0xF) == SPI_DS_8_BITS)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	0a1b      	lsrs	r3, r3, #8
 80011dc:	f003 030f 	and.w	r3, r3, #15
 80011e0:	2b07      	cmp	r3, #7
 80011e2:	d114      	bne.n	800120e <spi_rxne_interrupt_handle+0x42>
	{
		//8bits Data size
		//1. Guardar datos en BUFFER
		*((uint8_t*)pSPIHandle->pRxBuffer) = *((__vo uint8_t*)&pSPIHandle->pSPIx->DR);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f103 020c 	add.w	r2, r3, #12
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	691b      	ldr	r3, [r3, #16]
 80011f0:	7812      	ldrb	r2, [r2, #0]
 80011f2:	b2d2      	uxtb	r2, r2
 80011f4:	701a      	strb	r2, [r3, #0]
		pSPIHandle->RxLen--;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	7d5b      	ldrb	r3, [r3, #21]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	755a      	strb	r2, [r3, #21]
		pSPIHandle->pRxBuffer++;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	691b      	ldr	r3, [r3, #16]
 8001206:	1c5a      	adds	r2, r3, #1
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	611a      	str	r2, [r3, #16]
 800120c:	e02a      	b.n	8001264 <spi_rxne_interrupt_handle+0x98>
	}else if((pSPIHandle->pSPIx->CR2>>8 & 0xF) == SPI_DS_16_BITS){
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	0a1b      	lsrs	r3, r3, #8
 8001216:	f003 030f 	and.w	r3, r3, #15
 800121a:	2b0f      	cmp	r3, #15
 800121c:	d122      	bne.n	8001264 <spi_rxne_interrupt_handle+0x98>
		//16bits

		uint16_t Data_swaped;
		//1. Guardar datos en BUFFER
		Data_swaped = *((__vo uint16_t*)&pSPIHandle->pSPIx->DR);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	330c      	adds	r3, #12
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	81fb      	strh	r3, [r7, #14]
		*((__vo uint16_t*)pSPIHandle->pTxBuffer) = (Data_swaped >> 8);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	89fa      	ldrh	r2, [r7, #14]
 800122e:	0a12      	lsrs	r2, r2, #8
 8001230:	b292      	uxth	r2, r2
 8001232:	801a      	strh	r2, [r3, #0]
		*((__vo uint16_t*)pSPIHandle->pTxBuffer + 1) = (Data_swaped & 0xFF);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	3302      	adds	r3, #2
 800123a:	89fa      	ldrh	r2, [r7, #14]
 800123c:	b2d2      	uxtb	r2, r2
 800123e:	b292      	uxth	r2, r2
 8001240:	801a      	strh	r2, [r3, #0]
		pSPIHandle->RxLen--;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	7d5b      	ldrb	r3, [r3, #21]
 8001246:	3b01      	subs	r3, #1
 8001248:	b2da      	uxtb	r2, r3
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	755a      	strb	r2, [r3, #21]
		pSPIHandle->RxLen--;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	7d5b      	ldrb	r3, [r3, #21]
 8001252:	3b01      	subs	r3, #1
 8001254:	b2da      	uxtb	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	755a      	strb	r2, [r3, #21]
		pSPIHandle->pRxBuffer+=2; //se incrementa 2 el Tx buffer ya que estamos mandando 2 bytes
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	691b      	ldr	r3, [r3, #16]
 800125e:	1c9a      	adds	r2, r3, #2
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	611a      	str	r2, [r3, #16]
	}


	if(!pSPIHandle->RxLen)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	7d5b      	ldrb	r3, [r3, #21]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d106      	bne.n	800127a <spi_rxne_interrupt_handle+0xae>
	{
		//Cerrar la comunicación
		SPI_CloseReception(pSPIHandle);
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f000 f83b 	bl	80012e8 <SPI_CloseReception>
		//llamar al callback
		SPI_ApplicationEventCallback(pSPIHandle,SPI_EVENT_RX_CMPLT);
 8001272:	2102      	movs	r1, #2
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff f911 	bl	800049c <SPI_ApplicationEventCallback>

	}
}
 800127a:	bf00      	nop
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <spi_ovr_interrupt_handle>:

static void spi_ovr_interrupt_handle(SPI_Handle_t *pSPIHandle)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b084      	sub	sp, #16
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
	uint8_t temp;

	if(pSPIHandle->TxState != SPI_BUSY_IN_TX)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	7d9b      	ldrb	r3, [r3, #22]
 800128e:	2b02      	cmp	r3, #2
 8001290:	d007      	beq.n	80012a2 <spi_ovr_interrupt_handle+0x20>
	{
		temp = pSPIHandle->pSPIx->DR;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	73fb      	strb	r3, [r7, #15]
		temp = pSPIHandle->pSPIx->SR;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	73fb      	strb	r3, [r7, #15]
	}
	(void)temp;

	//llamar al callback
	SPI_ApplicationEventCallback(pSPIHandle,SPI_EVENT_OVR_ERR);
 80012a2:	2103      	movs	r1, #3
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f7ff f8f9 	bl	800049c <SPI_ApplicationEventCallback>
}
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <SPI_CloseTransmission>:

void SPI_CloseTransmission(SPI_Handle_t *pSPIHandle)
{
 80012b2:	b480      	push	{r7}
 80012b4:	b083      	sub	sp, #12
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
	//deshabilitar interrupcion txeie
	pSPIHandle->pSPIx->CR2 &= ~(1 << TXEIE_BIT);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	685a      	ldr	r2, [r3, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80012c8:	605a      	str	r2, [r3, #4]
	//LIMPIAR A DONDE APUNTA MI VARIABLE Tx Buffer
	pSPIHandle->pTxBuffer = NULL;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2200      	movs	r2, #0
 80012ce:	60da      	str	r2, [r3, #12]
	//Limpiar la variable de len
	pSPIHandle->TxLen = 0;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	751a      	strb	r2, [r3, #20]
	//cambiar el estado del bus a ready
	pSPIHandle->TxState = SPI_READY;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	759a      	strb	r2, [r3, #22]
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <SPI_CloseReception>:

void SPI_CloseReception(SPI_Handle_t *pSPIHandle)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
	pSPIHandle->pSPIx->CR2 &= ~(1 << RXNEIE_BIT);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	685a      	ldr	r2, [r3, #4]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80012fe:	605a      	str	r2, [r3, #4]
	pSPIHandle->pRxBuffer = NULL;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2200      	movs	r2, #0
 8001304:	611a      	str	r2, [r3, #16]
	pSPIHandle->RxLen = 0;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2200      	movs	r2, #0
 800130a:	755a      	strb	r2, [r3, #21]
	pSPIHandle->RxState = SPI_READY;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	75da      	strb	r2, [r3, #23]
}
 8001312:	bf00      	nop
 8001314:	370c      	adds	r7, #12
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr

0800131e <memset>:
 800131e:	4402      	add	r2, r0
 8001320:	4603      	mov	r3, r0
 8001322:	4293      	cmp	r3, r2
 8001324:	d100      	bne.n	8001328 <memset+0xa>
 8001326:	4770      	bx	lr
 8001328:	f803 1b01 	strb.w	r1, [r3], #1
 800132c:	e7f9      	b.n	8001322 <memset+0x4>
	...

08001330 <__libc_init_array>:
 8001330:	b570      	push	{r4, r5, r6, lr}
 8001332:	4d0d      	ldr	r5, [pc, #52]	; (8001368 <__libc_init_array+0x38>)
 8001334:	4c0d      	ldr	r4, [pc, #52]	; (800136c <__libc_init_array+0x3c>)
 8001336:	1b64      	subs	r4, r4, r5
 8001338:	10a4      	asrs	r4, r4, #2
 800133a:	2600      	movs	r6, #0
 800133c:	42a6      	cmp	r6, r4
 800133e:	d109      	bne.n	8001354 <__libc_init_array+0x24>
 8001340:	4d0b      	ldr	r5, [pc, #44]	; (8001370 <__libc_init_array+0x40>)
 8001342:	4c0c      	ldr	r4, [pc, #48]	; (8001374 <__libc_init_array+0x44>)
 8001344:	f000 f818 	bl	8001378 <_init>
 8001348:	1b64      	subs	r4, r4, r5
 800134a:	10a4      	asrs	r4, r4, #2
 800134c:	2600      	movs	r6, #0
 800134e:	42a6      	cmp	r6, r4
 8001350:	d105      	bne.n	800135e <__libc_init_array+0x2e>
 8001352:	bd70      	pop	{r4, r5, r6, pc}
 8001354:	f855 3b04 	ldr.w	r3, [r5], #4
 8001358:	4798      	blx	r3
 800135a:	3601      	adds	r6, #1
 800135c:	e7ee      	b.n	800133c <__libc_init_array+0xc>
 800135e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001362:	4798      	blx	r3
 8001364:	3601      	adds	r6, #1
 8001366:	e7f2      	b.n	800134e <__libc_init_array+0x1e>
 8001368:	08001398 	.word	0x08001398
 800136c:	08001398 	.word	0x08001398
 8001370:	08001398 	.word	0x08001398
 8001374:	0800139c 	.word	0x0800139c

08001378 <_init>:
 8001378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800137a:	bf00      	nop
 800137c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800137e:	bc08      	pop	{r3}
 8001380:	469e      	mov	lr, r3
 8001382:	4770      	bx	lr

08001384 <_fini>:
 8001384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001386:	bf00      	nop
 8001388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800138a:	bc08      	pop	{r3}
 800138c:	469e      	mov	lr, r3
 800138e:	4770      	bx	lr
