{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 15 14:26:27 2007 " "Info: Processing started: Tue May 15 14:26:27 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[15\] HEX7\[6\] 16.764 ns Longest " "Info: Longest tpd from source pin \"SW\[15\]\" to destination pin \"HEX7\[6\]\" is 16.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 21 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 21; PIN Node = 'SW\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.529 ns) + CELL(0.413 ns) 7.774 ns mux_3bit_8to1:M7\|m_1\[6\]~207 2 COMB LCCOMB_X32_Y5_N24 3 " "Info: 2: + IC(6.529 ns) + CELL(0.413 ns) = 7.774 ns; Loc. = LCCOMB_X32_Y5_N24; Fanout = 3; COMB Node = 'mux_3bit_8to1:M7\|m_1\[6\]~207'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.942 ns" { SW[15] mux_3bit_8to1:M7|m_1[6]~207 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 8.299 ns mux_3bit_8to1:M7\|m_1\[6\]~209 3 COMB LCCOMB_X32_Y5_N16 2 " "Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 8.299 ns; Loc. = LCCOMB_X32_Y5_N16; Fanout = 2; COMB Node = 'mux_3bit_8to1:M7\|m_1\[6\]~209'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { mux_3bit_8to1:M7|m_1[6]~207 mux_3bit_8to1:M7|m_1[6]~209 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.420 ns) 9.734 ns mux_3bit_8to1:M7\|M\[1\]~407 4 COMB LCCOMB_X30_Y8_N12 3 " "Info: 4: + IC(1.015 ns) + CELL(0.420 ns) = 9.734 ns; Loc. = LCCOMB_X30_Y8_N12; Fanout = 3; COMB Node = 'mux_3bit_8to1:M7\|M\[1\]~407'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { mux_3bit_8to1:M7|m_1[6]~209 mux_3bit_8to1:M7|M[1]~407 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.149 ns) 10.151 ns char_7seg:H7\|Display~0 5 COMB LCCOMB_X30_Y8_N8 1 " "Info: 5: + IC(0.268 ns) + CELL(0.149 ns) = 10.151 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 1; COMB Node = 'char_7seg:H7\|Display~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { mux_3bit_8to1:M7|M[1]~407 char_7seg:H7|Display~0 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.961 ns) + CELL(2.652 ns) 16.764 ns HEX7\[6\] 6 PIN PIN_N9 0 " "Info: 6: + IC(3.961 ns) + CELL(2.652 ns) = 16.764 ns; Loc. = PIN_N9; Fanout = 0; PIN Node = 'HEX7\[6\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.613 ns" { char_7seg:H7|Display~0 HEX7[6] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise1/solutions/part6.VHDL/part6.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.737 ns ( 28.26 % ) " "Info: Total cell delay = 4.737 ns ( 28.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.027 ns ( 71.74 % ) " "Info: Total interconnect delay = 12.027 ns ( 71.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.764 ns" { SW[15] mux_3bit_8to1:M7|m_1[6]~207 mux_3bit_8to1:M7|m_1[6]~209 mux_3bit_8to1:M7|M[1]~407 char_7seg:H7|Display~0 HEX7[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.764 ns" { SW[15] SW[15]~combout mux_3bit_8to1:M7|m_1[6]~207 mux_3bit_8to1:M7|m_1[6]~209 mux_3bit_8to1:M7|M[1]~407 char_7seg:H7|Display~0 HEX7[6] } { 0.000ns 0.000ns 6.529ns 0.254ns 1.015ns 0.268ns 3.961ns } { 0.000ns 0.832ns 0.413ns 0.271ns 0.420ns 0.149ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 15 14:26:28 2007 " "Info: Processing ended: Tue May 15 14:26:28 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
