use super::super::mi::{IrqMask, Mi};
use super::super::r4300::R4300;
use super::cop0::SpCop0;
use super::cop2::SpCop2;
use crate::errors::*;
use emu::bus::be::{Bus, Device, Mem, Reg32};
use emu::int::Numerics;
use emu::memint::MemInt;
use mips64;

use slog;
use std::ops::{Deref, DerefMut};

bitflags! {
    pub(crate) struct StatusFlags: u32 {
        const HALT =             0b_0000_0001;
        const BROKE =            0b_0000_0010;
        const DMABUSY =          0b_0000_0100;
        const DMAFULL =          0b_0000_1000;
        const IOFULL =          0b0_0001_0000;
        const SINGLESTEP =     0b00_0010_0000;
        const INTBREAK =      0b000_0100_0000;
        const SIG0 =        0b_0000_1000_0000;
        const SIG1 =       0b0_0001_0000_0000;
        const SIG2 =      0b00_0010_0000_0000;
        const SIG3 =     0b000_0100_0000_0000;
        const SIG4 =    0b0000_1000_0000_0000;
        const SIG5 =   0b00001_0000_0000_0000;
        const SIG6 =  0b000010_0000_0000_0000;
        const SIG7 = 0b0000100_0000_0000_0000;
    }
}

pub struct RSPCPUConfig;
pub struct ArchRSP;

impl mips64::Arch for ArchRSP {
    fn has_op(op: &'static str) -> bool {
        // Inherit ArchI restrictions
        if !mips64::ArchI::has_op(op) {
            return false;
        }
        match op {
            "lwl" | "lwr" | "swl" | "swr" => false,
            "mult" | "multu" | "div" | "divu" => false,
            "mfhi" | "mflo" | "mthi" | "mhlo" => false,
            _ => true,
        }
    }
}

impl mips64::Config for RSPCPUConfig {
    type Arch = ArchRSP; // Specific arch based on MIPS1 but with less ops
    type Cop0 = SpCop0;
    type Cop1 = mips64::CopNull;
    type Cop2 = SpCop2;
    type Cop3 = mips64::CopNull;
    fn pc_mask(pc: u32) -> u32 {
        (pc & 0xFFF) | 0x1000
    }
    fn addr_mask<U: MemInt>(addr: u32) -> u32 {
        // SP can access its internal DMEM at unaligned address, so
        // do not mask lower bits here
        addr & 0xFFF
    }
}

#[derive(DeviceBE)]
pub struct RSPCPU {
    cpu: mips64::Cpu<RSPCPUConfig>,
}

impl RSPCPU {
    fn new(logger: slog::Logger) -> Result<Box<Self>> {
        Ok(Box::new(RSPCPU {
            cpu: mips64::Cpu::new(
                "RSP",
                logger.new(o!()),
                Bus::new(logger.new(o!())),
                (
                    SpCop0::new("RSP-COP0", logger.new(o!()))?,
                    mips64::CopNull {},
                    SpCop2::new("RSP-VU", logger.new(o!()))?,
                    mips64::CopNull {},
                ),
            ),
        }))
    }

    pub fn map_bus(&mut self) -> Result<()> {
        // Main bus of the RSPCPU is bank 0 of SP: IMEM and DMEM.
        self.bus.map_device(0x0000_0000, Sp::get(), 0)?;

        // COP0 has an internal bus, map it as well.
        self.cop0.map_bus()?;

        // Cop0 can access
        Ok(())
    }
}

impl Deref for RSPCPU {
    type Target = mips64::Cpu<RSPCPUConfig>;
    fn deref(&self) -> &Self::Target {
        &self.cpu
    }
}

impl DerefMut for RSPCPU {
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.cpu
    }
}

#[derive(DeviceBE)]
pub struct Sp {
    // SP DMEM (4K)
    // NOTE: we allocate a little bit more to simplify implementation of
    // load opcodes with wrap-around.
    #[mem(bank = 0, offset = 0x0000, vsize = 4096, size = 4112)]
    pub dmem: Mem,

    // SP IMEM (4K)
    #[mem(bank = 0, offset = 0x1000, size = 4096)]
    pub imem: Mem,

    #[reg(bank = 2, offset = 0x0, rwmask = 0xFFF, wcb, rcb)]
    reg_rsp_pc: Reg32,

    #[reg(bank = 1, offset = 0x00, rwmask = 0x1FF8)]
    reg_dma_rsp_addr: Reg32,

    #[reg(bank = 1, offset = 0x04, rwmask = 0xFFFFF8)]
    reg_dma_rdram_addr: Reg32,

    #[reg(bank = 1, offset = 0x08, wcb)]
    reg_dma_rd_len: Reg32,

    #[reg(bank = 1, offset = 0x0C, wcb)]
    reg_dma_wr_len: Reg32,

    #[reg(bank = 1, offset = 0x10, init = 0x1, wcb)]
    reg_status: Reg32,

    #[reg(bank = 1, offset = 0x14, readonly, rcb)]
    reg_dma_full: Reg32,

    #[reg(bank = 1, offset = 0x18, readonly, rcb)]
    reg_dma_busy: Reg32,

    #[reg(bank = 1, offset = 0x1C, init = 0x0, rwmask = 0x1, rcb)]
    reg_semaphore: Reg32,

    logger: slog::Logger,
}

impl Sp {
    pub fn new(logger: slog::Logger) -> Result<Box<Sp>> {
        // Create the RSP internal MIPS CPU and its associated bus
        RSPCPU::new(logger.new(o!()))?.register();

        Ok(Box::new(Sp {
            logger: logger.new(o!()),
            dmem: Mem::default(),
            imem: Mem::default(),
            reg_status: Reg32::default(),
            reg_dma_busy: Reg32::default(),
            reg_dma_rsp_addr: Reg32::default(),
            reg_dma_rdram_addr: Reg32::default(),
            reg_dma_wr_len: Reg32::default(),
            reg_dma_rd_len: Reg32::default(),
            reg_rsp_pc: Reg32::default(),
            reg_dma_full: Reg32::default(),
            reg_semaphore: Reg32::default(),
        }))
    }

    pub(crate) fn get_status(&self) -> StatusFlags {
        StatusFlags::from_bits(self.reg_status.get()).unwrap()
    }

    fn cb_write_reg_status(&mut self, old: u32, new: u32) {
        self.reg_status.set(old); // restore previous value, as write bits are completely different
        let change_halt = self.write_status(new);

        let cpu = RSPCPU::get_mut();
        match change_halt {
            Some(halt) => cpu.ctx_mut().set_halt_line(halt),
            None => {}
        }
    }

    // Emulate a write the RSP status register. The return value is the same
    // of set_status().
    #[must_use]
    pub(crate) fn write_status(&mut self, writebits: u32) -> Option<bool> {
        let mut status = self.get_status();
        let new = writebits;
        if new & (1 << 0) != 0 {
            status.remove(StatusFlags::HALT);
        }
        if new & (1 << 1) != 0 {
            status.insert(StatusFlags::HALT);
        }
        if new & (1 << 2) != 0 {
            status.remove(StatusFlags::BROKE);
        }
        if new & (1 << 3) != 0 {
            info!(self.logger, "clear RSP Interrupt");
            Mi::get_mut().set_irq_line(IrqMask::SP, false);
        }
        if new & (1 << 4) != 0 {
            info!(self.logger, "force-set RSP Interrupt");
            Mi::get_mut().set_irq_line(IrqMask::SP, true);
        }
        if new & (1 << 5) != 0 {
            status.remove(StatusFlags::SINGLESTEP);
        }
        if new & (1 << 6) != 0 {
            status.insert(StatusFlags::SINGLESTEP);
        }
        if new & (1 << 7) != 0 {
            status.remove(StatusFlags::INTBREAK);
        }
        if new & (1 << 8) != 0 {
            status.insert(StatusFlags::INTBREAK);
        }
        if new & (1 << 9) != 0 {
            status.remove(StatusFlags::SIG0);
        }
        if new & (1 << 10) != 0 {
            status.insert(StatusFlags::SIG0);
        }
        if new & (1 << 11) != 0 {
            status.remove(StatusFlags::SIG1);
        }
        if new & (1 << 12) != 0 {
            status.insert(StatusFlags::SIG1);
        }
        if new & (1 << 13) != 0 {
            status.remove(StatusFlags::SIG2);
        }
        if new & (1 << 14) != 0 {
            status.insert(StatusFlags::SIG2);
        }
        if new & (1 << 15) != 0 {
            status.remove(StatusFlags::SIG3);
        }
        if new & (1 << 16) != 0 {
            status.insert(StatusFlags::SIG3);
        }
        if new & (1 << 17) != 0 {
            status.remove(StatusFlags::SIG4);
        }
        if new & (1 << 18) != 0 {
            status.insert(StatusFlags::SIG4);
        }
        if new & (1 << 19) != 0 {
            status.remove(StatusFlags::SIG5);
        }
        if new & (1 << 20) != 0 {
            status.insert(StatusFlags::SIG5);
        }
        if new & (1 << 21) != 0 {
            status.remove(StatusFlags::SIG6);
        }
        if new & (1 << 22) != 0 {
            status.insert(StatusFlags::SIG6);
        }
        if new & (1 << 23) != 0 {
            status.remove(StatusFlags::SIG7);
        }
        if new & (1 << 24) != 0 {
            status.insert(StatusFlags::SIG7);
        }

        info!(self.logger, "write status reg"; "val" => new.hex(), "status" => ?status);

        self.set_status(status)
    }

    // Change the RSP status. Return an Option that says whether the the halt
    // line of the RSP must be changed, and how.
    #[must_use]
    pub(crate) fn set_status(&mut self, status: StatusFlags) -> Option<bool> {
        let changed = self.get_status() ^ status;
        self.reg_status.set(status.bits());

        // HALT status changed, propagate effects to CPU
        if changed.contains(StatusFlags::HALT) {
            if status.contains(StatusFlags::HALT) {
                if status.contains(StatusFlags::INTBREAK) {
                    Mi::get_mut().set_irq_line(IrqMask::SP, true);
                }
                return Some(true);
            } else {
                // Restore execution. RESET is *NOT* performed:
                // execution continues from the point where it was halted
                // before (verified on real hardware).
                info!(self.logger, "RSP started");
                return Some(false);
            }
        }
        None
    }

    fn cb_read_reg_dma_full(&self, _old: u32) -> u32 {
        self.get_status().contains(StatusFlags::DMAFULL) as u32
    }
    fn cb_read_reg_dma_busy(&self, _old: u32) -> u32 {
        self.get_status().contains(StatusFlags::DMABUSY) as u32
    }

    fn cb_read_reg_semaphore(&self, old: u32) -> u32 {
        if old == 0 {
            // Semaphore is acquired when read as 0.
            // self.reg_semaphore.set(1);
        }
        old
    }

    fn dma_xfer(
        &self,
        mut src: u32,
        mut dst: u32,
        width: usize,
        count: usize,
        skip_src: usize,
        skip_dst: usize,
    ) {
        let bus = &mut R4300::get_mut().bus;
        for _ in 0..count {
            let src_hwio = bus.fetch_read::<u8>(src);
            let mut dst_hwio = bus.fetch_write::<u8>(dst);
            if !src_hwio.is_mem() {
                error!(self.logger, "DMA src address not in linear memory!");
                break;
            }
            if !dst_hwio.is_mem() {
                error!(self.logger, "DMA dst address not in linear memory!");
                break;
            }
            let src_mem = src_hwio.mem().unwrap();
            let dst_mem = dst_hwio.mem().unwrap();
            if src_mem.len() >= width && dst_mem.len() >= width {
                dst_mem[0..width].copy_from_slice(&src_mem[0..width]);
            } else {
                for i in 0..width / 8 {
                    let v = bus.read::<u64>(src + i as u32 * 8);
                    bus.write::<u64>(dst + i as u32 * 8, v);
                }
            }

            src += (width + skip_src) as u32;
            dst += (width + skip_dst) as u32;
        }
    }

    fn cb_write_reg_dma_rd_len(&self, _old: u32, val: u32) {
        // All DMA transfers are at least 8 bytes, and the RSP basically
        // ignores the last 3 bits.
        let val = val | 0x7;
        let width = (val & 0xFFF) as usize + 1;
        let count = ((val >> 12) & 0xFF) as usize + 1;
        let skip = ((val >> 20) & 0xFFF) as usize;

        // Addresses are treated as 64-bit aligned.
        let src = self.reg_dma_rdram_addr.get() & !0x7;
        let dst = self.reg_dma_rsp_addr.get() & !0x7;

        info!(self.logger, "DMA xfer: RDRAM -> RSP"; o!(
            "rdram" => src.hex(),
            "rsp" =>  dst.hex(),
            "width" => width,
            "count" => count,
            "skip" => skip,
        ));

        self.dma_xfer(src, dst + 0x0400_0000, width, count, skip, 0);
    }

    fn cb_write_reg_dma_wr_len(&self, _old: u32, val: u32) {
        // All DMA transfers are at least 8 bytes, and the RSP basically
        // ignores the last 3 bits.
        let val = val | 0x7;
        let width = (val & 0xFFF) as usize + 1;
        let count = ((val >> 12) & 0xFF) as usize + 1;
        let skip = ((val >> 20) & 0xFFF) as usize;

        info!(self.logger, "DMA xfer: RSP -> RDRAM"; o!(
            "rsp" =>  self.reg_dma_rsp_addr.get().hex(),
            "rdram" => self.reg_dma_rdram_addr.get().hex(),
            "width" => width,
            "count" => count,
            "skip" => skip,
        ));

        self.dma_xfer(
            self.reg_dma_rsp_addr.get() + 0x0400_0000,
            self.reg_dma_rdram_addr.get(),
            width,
            count,
            0,
            skip,
        );
    }

    fn cb_write_reg_rsp_pc(&self, _old: u32, val: u32) {
        info!(self.logger, "RSP set PC"; o!("pc" => val.hex()));
        RSPCPU::get_mut().ctx_mut().set_pc(val as u64);
    }

    fn cb_read_reg_rsp_pc(&self, _old: u32) -> u32 {
        RSPCPU::get().ctx().get_pc() as u32 & 0xFFF
    }
}
