

================================================================
== Vitis HLS Report for 'probe_timer'
================================================================
* Date:           Tue Jul 19 06:14:04 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.349 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.745 ns|  16.745 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     255|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        3|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     143|    -|
|Register         |        -|     -|     312|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     0|     312|     462|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                   Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |probeTimerTable_time_V_U  |retransmit_timer_retransmitTimerTable_type  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    |probeTimerTable_active_U  |tx_sar_table_tx_table_finReady              |        1|  0|   0|    0|  1000|    1|     1|         1000|
    +--------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                            |        3|  0|   0|    0|  2000|   33|     2|        33000|
    +--------------------------+--------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_205_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln692_1_fu_315_p2              |         +|   0|  0|  39|          32|           2|
    |add_ln692_fu_249_p2                |         +|   0|  0|  23|          16|           2|
    |ap_block_state4_pp0_stage1_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_condition_104                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_179                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_415                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_420                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_427                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_56                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_store_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op65_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op67_load_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op74_write_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op76_store_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_store_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op81_store_state6     |       and|   0|  0|   2|           1|           1|
    |tmp_i_274_nbreadreq_fu_76_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_68_p3           |       and|   0|  0|   2|           1|           0|
    |icmp_ln870_76_fu_284_p2            |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln870_fu_211_p2               |      icmp|   0|  0|  13|          16|          10|
    |icmp_ln874_fu_231_p2               |      icmp|   0|  0|  13|          16|          16|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_290_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln174_fu_304_p2                 |        or|   0|  0|  48|          48|           1|
    |select_ln92_fu_217_p3              |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 255|         207|          63|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  14|          3|    1|          3|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_phi_mux_checkID_V_2_phi_fu_168_p4     |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_fastResume_reg_176  |   9|          2|    1|          2|
    |checkID_V_2_reg_165                      |   9|          2|   16|         32|
    |probeTimer2eventEng_setEvent_blk_n       |   9|          2|    1|          2|
    |probeTimerTable_active_address0          |  14|          3|   10|         30|
    |probeTimerTable_time_V_address0          |  14|          3|   10|         30|
    |probeTimerTable_time_V_d0                |  20|          4|   32|        128|
    |pt_prevSessionID_V                       |   9|          2|   16|         32|
    |rxEng2timer_clearProbeTimer_blk_n        |   9|          2|    1|          2|
    |txEng2timer_setProbeTimer_blk_n          |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 143|         31|  107|        299|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   2|   0|    2|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_checkID_V_2_reg_165             |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_fastResume_reg_176              |   1|   0|    1|          0|
    |checkID_V_2_reg_165                                  |  16|   0|   16|          0|
    |or_ln101_reg_370                                     |   1|   0|    1|          0|
    |probeTimerTable_active_addr_1_reg_346                |  10|   0|   10|          0|
    |probeTimerTable_active_addr_1_reg_346_pp0_iter1_reg  |  10|   0|   10|          0|
    |probeTimerTable_active_load_reg_351                  |   1|   0|    1|          0|
    |probeTimerTable_active_load_reg_351_pp0_iter2_reg    |   1|   0|    1|          0|
    |probeTimerTable_time_V_addr_1_reg_359                |  10|   0|   10|          0|
    |probeTimerTable_time_V_addr_1_reg_359_pp0_iter2_reg  |  10|   0|   10|          0|
    |probeTimerTable_time_V_load_reg_365                  |  32|   0|   32|          0|
    |pt_WaitForWrite                                      |   1|   0|    1|          0|
    |pt_WaitForWrite_load_reg_321                         |   1|   0|    1|          0|
    |pt_currSessionID_V                                   |  16|   0|   16|          0|
    |pt_prevSessionID_V                                   |  16|   0|   16|          0|
    |pt_updSessionID_V                                    |  16|   0|   16|          0|
    |tmp_23_i_reg_355                                     |   1|   0|    1|          0|
    |tmp_23_i_reg_355_pp0_iter2_reg                       |   1|   0|    1|          0|
    |tmp_i_274_reg_334                                    |   1|   0|    1|          0|
    |tmp_i_reg_325                                        |   1|   0|    1|          0|
    |zext_ln534_15_reg_341                                |  16|   0|   64|         48|
    |pt_WaitForWrite_load_reg_321                         |  64|  32|    1|          0|
    |tmp_i_reg_325                                        |  64|  32|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 312|  64|  234|         48|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|rxEng2timer_clearProbeTimer_dout     |   in|   16|     ap_fifo|   rxEng2timer_clearProbeTimer|       pointer|
|rxEng2timer_clearProbeTimer_empty_n  |   in|    1|     ap_fifo|   rxEng2timer_clearProbeTimer|       pointer|
|rxEng2timer_clearProbeTimer_read     |  out|    1|     ap_fifo|   rxEng2timer_clearProbeTimer|       pointer|
|txEng2timer_setProbeTimer_dout       |   in|   16|     ap_fifo|     txEng2timer_setProbeTimer|       pointer|
|txEng2timer_setProbeTimer_empty_n    |   in|    1|     ap_fifo|     txEng2timer_setProbeTimer|       pointer|
|txEng2timer_setProbeTimer_read       |  out|    1|     ap_fifo|     txEng2timer_setProbeTimer|       pointer|
|probeTimer2eventEng_setEvent_din     |  out|  128|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
|probeTimer2eventEng_setEvent_full_n  |   in|    1|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
|probeTimer2eventEng_setEvent_write   |  out|    1|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
+-------------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 6 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 6 
5 --> 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %probeTimer2eventEng_setEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %probeTimer2eventEng_setEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %probeTimer2eventEng_setEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_clearProbeTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_clearProbeTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_clearProbeTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2timer_setProbeTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2timer_setProbeTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2timer_setProbeTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_clearProbeTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2timer_setProbeTimer, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %probeTimer2eventEng_setEvent, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:41]   --->   Operation 19 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln50 = specmemcore void @_ssdm_op_SpecMemCore, i32 %probeTimerTable_time_V, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:50]   --->   Operation 20 'specmemcore' 'specmemcore_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln50 = specmemcore void @_ssdm_op_SpecMemCore, i1 %probeTimerTable_active, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:50]   --->   Operation 21 'specmemcore' 'specmemcore_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pt_WaitForWrite_load = load i1 %pt_WaitForWrite" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:63]   --->   Operation 22 'load' 'pt_WaitForWrite_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pt_updSessionID_V_load = load i16 %pt_updSessionID_V"   --->   Operation 23 'load' 'pt_updSessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pt_prevSessionID_V_load = load i16 %pt_prevSessionID_V"   --->   Operation 24 'load' 'pt_prevSessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %pt_WaitForWrite_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:63]   --->   Operation 25 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txEng2timer_setProbeTimer, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 26 'nbreadreq' 'tmp_i' <Predicate = (!pt_WaitForWrite_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:73]   --->   Operation 27 'br' 'br_ln73' <Predicate = (!pt_WaitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%checkID_V = load i16 %pt_currSessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:82]   --->   Operation 28 'load' 'checkID_V' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i_274 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %rxEng2timer_clearProbeTimer, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 29 'nbreadreq' 'tmp_i_274' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %tmp_i_274, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:84]   --->   Operation 30 'br' 'br_ln84' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln691 = add i16 %checkID_V, i16 1"   --->   Operation 31 'add' 'add_ln691' <Predicate = (!pt_WaitForWrite_load & !tmp_i & !tmp_i_274)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%icmp_ln870 = icmp_eq  i16 %add_ln691, i16 1000"   --->   Operation 32 'icmp' 'icmp_ln870' <Predicate = (!pt_WaitForWrite_load & !tmp_i & !tmp_i_274)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.24ns)   --->   "%select_ln92 = select i1 %icmp_ln870, i16 0, i16 %add_ln691" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:92]   --->   Operation 33 'select' 'select_ln92' <Predicate = (!pt_WaitForWrite_load & !tmp_i & !tmp_i_274)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %select_ln92, i16 %pt_currSessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:92]   --->   Operation 34 'store' 'store_ln92' <Predicate = (!pt_WaitForWrite_load & !tmp_i & !tmp_i_274)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!pt_WaitForWrite_load & !tmp_i & !tmp_i_274)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%icmp_ln874 = icmp_eq  i16 %pt_updSessionID_V_load, i16 %pt_prevSessionID_V_load"   --->   Operation 36 'icmp' 'icmp_ln874' <Predicate = (pt_WaitForWrite_load)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln874, void, void %._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:65]   --->   Operation 37 'br' 'br_ln65' <Predicate = (pt_WaitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i16 %pt_updSessionID_V_load"   --->   Operation 38 'zext' 'zext_ln534' <Predicate = (pt_WaitForWrite_load & !icmp_ln874)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%probeTimerTable_time_V_addr = getelementptr i32 %probeTimerTable_time_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:67]   --->   Operation 39 'getelementptr' 'probeTimerTable_time_V_addr' <Predicate = (pt_WaitForWrite_load & !icmp_ln874)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.20ns)   --->   "%store_ln67 = store i32 7813, i10 %probeTimerTable_time_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:67]   --->   Operation 40 'store' 'store_ln67' <Predicate = (pt_WaitForWrite_load & !icmp_ln874)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%probeTimerTable_active_addr = getelementptr i1 %probeTimerTable_active, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:68]   --->   Operation 41 'getelementptr' 'probeTimerTable_active_addr' <Predicate = (pt_WaitForWrite_load & !icmp_ln874)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.17ns)   --->   "%store_ln68 = store i1 1, i10 %probeTimerTable_active_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:68]   --->   Operation 42 'store' 'store_ln68' <Predicate = (pt_WaitForWrite_load & !icmp_ln874)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln69 = store i1 0, i1 %pt_WaitForWrite" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:69]   --->   Operation 43 'store' 'store_ln69' <Predicate = (pt_WaitForWrite_load & !icmp_ln874)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln70 = br void %._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:70]   --->   Operation 44 'br' 'br_ln70' <Predicate = (pt_WaitForWrite_load & !icmp_ln874)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%add_ln692 = add i16 %pt_prevSessionID_V_load, i16 65535"   --->   Operation 45 'add' 'add_ln692' <Predicate = (pt_WaitForWrite_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln692 = store i16 %add_ln692, i16 %pt_prevSessionID_V"   --->   Operation 46 'store' 'store_ln692' <Predicate = (pt_WaitForWrite_load)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln72 = br void %probe_timer.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:72]   --->   Operation 47 'br' 'br_ln72' <Predicate = (pt_WaitForWrite_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.72>
ST_2 : Operation 48 [1/1] (1.16ns)   --->   "%checkID_V_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %rxEng2timer_clearProbeTimer" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'checkID_V_1' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp_i_274)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln88 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:88]   --->   Operation 49 'br' 'br_ln88' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp_i_274)> <Delay = 0.38>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%checkID_V_2 = phi i16 %checkID_V, void, i16 %checkID_V_1, void"   --->   Operation 50 'phi' 'checkID_V_2' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln534_15 = zext i16 %checkID_V_2"   --->   Operation 51 'zext' 'zext_ln534_15' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%probeTimerTable_active_addr_1 = getelementptr i1 %probeTimerTable_active, i64 0, i64 %zext_ln534_15" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:99]   --->   Operation 52 'getelementptr' 'probeTimerTable_active_addr_1' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.17ns)   --->   "%probeTimerTable_active_load = load i10 %probeTimerTable_active_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:99]   --->   Operation 53 'load' 'probeTimerTable_active_load' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln118 = store i16 %checkID_V_2, i16 %pt_prevSessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:118]   --->   Operation 54 'store' 'store_ln118' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %probe_timer.exit"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.16ns)   --->   "%txEng2timer_setProbeTimer_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txEng2timer_setProbeTimer" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'txEng2timer_setProbeTimer_read' <Predicate = (!pt_WaitForWrite_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %txEng2timer_setProbeTimer_read, i16 %pt_updSessionID_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'store' 'store_ln145' <Predicate = (!pt_WaitForWrite_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln76 = store i1 1, i1 %pt_WaitForWrite" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:76]   --->   Operation 58 'store' 'store_ln76' <Predicate = (!pt_WaitForWrite_load & tmp_i)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln77 = br void %probe_timer.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:77]   --->   Operation 59 'br' 'br_ln77' <Predicate = (!pt_WaitForWrite_load & tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 60 [1/2] (1.17ns)   --->   "%probeTimerTable_active_load = load i10 %probeTimerTable_active_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:99]   --->   Operation 60 'load' 'probeTimerTable_active_load' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %probeTimerTable_active_load, void %._crit_edge1.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:99]   --->   Operation 61 'br' 'br_ln99' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_23_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i128P0A, i128 %probeTimer2eventEng_setEvent, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 62 'nbwritereq' 'tmp_23_i' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %tmp_23_i, void %._crit_edge1.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:99]   --->   Operation 63 'br' 'br_ln99' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%probeTimerTable_time_V_addr_1 = getelementptr i32 %probeTimerTable_time_V, i64 0, i64 %zext_ln534_15"   --->   Operation 64 'getelementptr' 'probeTimerTable_time_V_addr_1' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i)> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (1.20ns)   --->   "%probeTimerTable_time_V_load = load i10 %probeTimerTable_time_V_addr_1"   --->   Operation 65 'load' 'probeTimerTable_time_V_load' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 3.34>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%fastResume = phi i1 0, void, i1 1, void"   --->   Operation 66 'phi' 'fastResume' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (1.20ns)   --->   "%probeTimerTable_time_V_load = load i10 %probeTimerTable_time_V_addr_1"   --->   Operation 67 'load' 'probeTimerTable_time_V_load' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 68 [1/1] (0.85ns)   --->   "%icmp_ln870_76 = icmp_eq  i32 %probeTimerTable_time_V_load, i32 0"   --->   Operation 68 'icmp' 'icmp_ln870_76' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.12ns)   --->   "%or_ln101 = or i1 %icmp_ln870_76, i1 %fastResume" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:101]   --->   Operation 69 'or' 'or_ln101' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %or_ln101, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:101]   --->   Operation 70 'br' 'br_ln101' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %checkID_V_2, i32 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'bitconcatenate' 'shl_ln' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i & or_ln101)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln174 = or i48 %shl_ln, i48 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'or' 'or_ln174' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i & or_ln101)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i48 %or_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'zext' 'zext_ln174' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i & or_ln101)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %probeTimer2eventEng_setEvent, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'write' 'write_ln174' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i & or_ln101)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 5 <SV = 5> <Delay = 2.08>
ST_5 : Operation 75 [1/1] (0.88ns)   --->   "%add_ln692_1 = add i32 %probeTimerTable_time_V_load, i32 4294967295"   --->   Operation 75 'add' 'add_ln692_1' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i & !or_ln101)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.20ns)   --->   "%store_ln692 = store i32 %add_ln692_1, i10 %probeTimerTable_time_V_addr_1"   --->   Operation 76 'store' 'store_ln692' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i & !or_ln101)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge1.i"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i & !or_ln101)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.20ns)   --->   "%store_ln103 = store i32 0, i10 %probeTimerTable_time_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:103]   --->   Operation 78 'store' 'store_ln103' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i & or_ln101)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln112 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:112]   --->   Operation 79 'br' 'br_ln112' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i & or_ln101)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.17>
ST_6 : Operation 81 [1/1] (1.17ns)   --->   "%store_ln104 = store i1 0, i10 %probeTimerTable_active_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:104]   --->   Operation 81 'store' 'store_ln104' <Predicate = (!pt_WaitForWrite_load & !tmp_i & probeTimerTable_active_load & tmp_23_i & or_ln101)> <Delay = 1.17> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1000> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pt_WaitForWrite]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pt_updSessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pt_prevSessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ probeTimerTable_time_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ probeTimerTable_active]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ txEng2timer_setProbeTimer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pt_currSessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng2timer_clearProbeTimer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ probeTimer2eventEng_setEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface ) [ 0000000]
specinterface_ln0              (specinterface ) [ 0000000]
specinterface_ln0              (specinterface ) [ 0000000]
specinterface_ln0              (specinterface ) [ 0000000]
specinterface_ln0              (specinterface ) [ 0000000]
specinterface_ln0              (specinterface ) [ 0000000]
specinterface_ln0              (specinterface ) [ 0000000]
specinterface_ln0              (specinterface ) [ 0000000]
specinterface_ln0              (specinterface ) [ 0000000]
specinterface_ln0              (specinterface ) [ 0000000]
specinterface_ln0              (specinterface ) [ 0000000]
specinterface_ln0              (specinterface ) [ 0000000]
specpipeline_ln41              (specpipeline  ) [ 0000000]
specmemcore_ln50               (specmemcore   ) [ 0000000]
specmemcore_ln50               (specmemcore   ) [ 0000000]
pt_WaitForWrite_load           (load          ) [ 0111111]
pt_updSessionID_V_load         (load          ) [ 0000000]
pt_prevSessionID_V_load        (load          ) [ 0000000]
br_ln63                        (br            ) [ 0000000]
tmp_i                          (nbreadreq     ) [ 0111111]
br_ln73                        (br            ) [ 0000000]
checkID_V                      (load          ) [ 0110000]
tmp_i_274                      (nbreadreq     ) [ 0110000]
br_ln84                        (br            ) [ 0000000]
add_ln691                      (add           ) [ 0000000]
icmp_ln870                     (icmp          ) [ 0000000]
select_ln92                    (select        ) [ 0000000]
store_ln92                     (store         ) [ 0000000]
br_ln0                         (br            ) [ 0111100]
icmp_ln874                     (icmp          ) [ 0100000]
br_ln65                        (br            ) [ 0000000]
zext_ln534                     (zext          ) [ 0000000]
probeTimerTable_time_V_addr    (getelementptr ) [ 0000000]
store_ln67                     (store         ) [ 0000000]
probeTimerTable_active_addr    (getelementptr ) [ 0000000]
store_ln68                     (store         ) [ 0000000]
store_ln69                     (store         ) [ 0000000]
br_ln70                        (br            ) [ 0000000]
add_ln692                      (add           ) [ 0000000]
store_ln692                    (store         ) [ 0000000]
br_ln72                        (br            ) [ 0000000]
checkID_V_1                    (read          ) [ 0000000]
br_ln88                        (br            ) [ 0111100]
checkID_V_2                    (phi           ) [ 0111100]
zext_ln534_15                  (zext          ) [ 0101000]
probeTimerTable_active_addr_1  (getelementptr ) [ 0111101]
store_ln118                    (store         ) [ 0000000]
br_ln0                         (br            ) [ 0000000]
txEng2timer_setProbeTimer_read (read          ) [ 0000000]
store_ln145                    (store         ) [ 0000000]
store_ln76                     (store         ) [ 0000000]
br_ln77                        (br            ) [ 0000000]
probeTimerTable_active_load    (load          ) [ 0111111]
br_ln99                        (br            ) [ 0000000]
tmp_23_i                       (nbwritereq    ) [ 0111111]
br_ln99                        (br            ) [ 0000000]
probeTimerTable_time_V_addr_1  (getelementptr ) [ 0110111]
fastResume                     (phi           ) [ 0111100]
probeTimerTable_time_V_load    (load          ) [ 0110011]
icmp_ln870_76                  (icmp          ) [ 0000000]
or_ln101                       (or            ) [ 0110111]
br_ln101                       (br            ) [ 0000000]
shl_ln                         (bitconcatenate) [ 0000000]
or_ln174                       (or            ) [ 0000000]
zext_ln174                     (zext          ) [ 0000000]
write_ln174                    (write         ) [ 0000000]
add_ln692_1                    (add           ) [ 0000000]
store_ln692                    (store         ) [ 0000000]
br_ln0                         (br            ) [ 0000000]
store_ln103                    (store         ) [ 0000000]
br_ln112                       (br            ) [ 0000000]
ret_ln0                        (ret           ) [ 0000000]
store_ln104                    (store         ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pt_WaitForWrite">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_WaitForWrite"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pt_updSessionID_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_updSessionID_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pt_prevSessionID_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_prevSessionID_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="probeTimerTable_time_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="probeTimerTable_time_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="probeTimerTable_active">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="probeTimerTable_active"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="txEng2timer_setProbeTimer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng2timer_setProbeTimer"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pt_currSessionID_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_currSessionID_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rxEng2timer_clearProbeTimer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng2timer_clearProbeTimer"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="probeTimer2eventEng_setEvent">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="probeTimer2eventEng_setEvent"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_i_nbreadreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_i_274_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_274/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="checkID_V_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="checkID_V_1/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="txEng2timer_setProbeTimer_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txEng2timer_setProbeTimer_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_23_i_nbwritereq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_23_i/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln174_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="128" slack="0"/>
<pin id="107" dir="0" index="2" bw="48" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="probeTimerTable_time_V_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="16" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="probeTimerTable_time_V_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="159" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln67/1 probeTimerTable_time_V_load/3 store_ln692/5 store_ln103/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="probeTimerTable_active_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="16" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="probeTimerTable_active_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="10" slack="0"/>
<pin id="138" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="1" slack="1"/>
<pin id="140" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln68/1 probeTimerTable_active_load/2 store_ln104/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="probeTimerTable_active_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="16" slack="0"/>
<pin id="147" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="probeTimerTable_active_addr_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="probeTimerTable_time_V_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="16" slack="1"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="probeTimerTable_time_V_addr_1/3 "/>
</bind>
</comp>

<comp id="165" class="1005" name="checkID_V_2_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="2"/>
<pin id="167" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="checkID_V_2 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="checkID_V_2_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="16" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="checkID_V_2/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="fastResume_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="2"/>
<pin id="178" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="fastResume (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="fastResume_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="3"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="2"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fastResume/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="pt_WaitForWrite_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pt_WaitForWrite_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="pt_updSessionID_V_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pt_updSessionID_V_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="pt_prevSessionID_V_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pt_prevSessionID_V_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="checkID_V_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="checkID_V/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln691_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln870_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln92_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln92_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln874_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln534_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln69_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln692_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln692_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln692/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln534_15_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_15/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln118_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln145_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln76_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln870_76_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_76/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="or_ln101_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="shl_ln_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="48" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="2"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="or_ln174_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="48" slack="0"/>
<pin id="306" dir="0" index="1" bw="48" slack="0"/>
<pin id="307" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln174_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="48" slack="0"/>
<pin id="312" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln692_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692_1/5 "/>
</bind>
</comp>

<comp id="321" class="1005" name="pt_WaitForWrite_load_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pt_WaitForWrite_load "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="329" class="1005" name="checkID_V_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="1"/>
<pin id="331" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="checkID_V "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_i_274_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_274 "/>
</bind>
</comp>

<comp id="341" class="1005" name="zext_ln534_15_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln534_15 "/>
</bind>
</comp>

<comp id="346" class="1005" name="probeTimerTable_active_addr_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="1"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="probeTimerTable_active_addr_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="probeTimerTable_active_load_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="probeTimerTable_active_load "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_23_i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23_i "/>
</bind>
</comp>

<comp id="359" class="1005" name="probeTimerTable_time_V_addr_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="1"/>
<pin id="361" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="probeTimerTable_time_V_addr_1 "/>
</bind>
</comp>

<comp id="365" class="1005" name="probeTimerTable_time_V_load_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="2"/>
<pin id="367" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="probeTimerTable_time_V_load "/>
</bind>
</comp>

<comp id="370" class="1005" name="or_ln101_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln101 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="56" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="64" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="142"><net_src comp="125" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="174"><net_src comp="84" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="176" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="176" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="205" pin="2"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="193" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="197" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="193" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="197" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="168" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="270"><net_src comp="168" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="90" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="118" pin="7"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="181" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="60" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="165" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="62" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="320"><net_src comp="315" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="324"><net_src comp="189" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="68" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="201" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="337"><net_src comp="76" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="261" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="349"><net_src comp="143" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="354"><net_src comp="132" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="96" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="151" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="368"><net_src comp="118" pin="7"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="373"><net_src comp="290" pin="2"/><net_sink comp="370" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pt_WaitForWrite | {1 2 }
	Port: pt_updSessionID_V | {2 }
	Port: pt_prevSessionID_V | {1 2 }
	Port: probeTimerTable_time_V | {1 5 }
	Port: probeTimerTable_active | {1 6 }
	Port: txEng2timer_setProbeTimer | {}
	Port: pt_currSessionID_V | {1 }
	Port: rxEng2timer_clearProbeTimer | {}
	Port: probeTimer2eventEng_setEvent | {3 4 }
 - Input state : 
	Port: probe_timer : pt_WaitForWrite | {1 }
	Port: probe_timer : pt_updSessionID_V | {1 }
	Port: probe_timer : pt_prevSessionID_V | {1 }
	Port: probe_timer : probeTimerTable_time_V | {3 4 }
	Port: probe_timer : probeTimerTable_active | {2 3 }
	Port: probe_timer : txEng2timer_setProbeTimer | {1 2 }
	Port: probe_timer : pt_currSessionID_V | {1 }
	Port: probe_timer : rxEng2timer_clearProbeTimer | {1 2 }
	Port: probe_timer : probeTimer2eventEng_setEvent | {}
  - Chain level:
	State 1
		br_ln63 : 1
		add_ln691 : 1
		icmp_ln870 : 2
		select_ln92 : 3
		store_ln92 : 4
		icmp_ln874 : 1
		br_ln65 : 2
		zext_ln534 : 1
		probeTimerTable_time_V_addr : 2
		store_ln67 : 3
		probeTimerTable_active_addr : 2
		store_ln68 : 3
		add_ln692 : 1
		store_ln692 : 2
	State 2
		checkID_V_2 : 1
		zext_ln534_15 : 2
		probeTimerTable_active_addr_1 : 3
		probeTimerTable_active_load : 4
		store_ln118 : 2
	State 3
		br_ln99 : 1
		probeTimerTable_time_V_load : 1
	State 4
		icmp_ln870_76 : 1
		or_ln101 : 2
		br_ln101 : 2
		or_ln174 : 1
		zext_ln174 : 1
		write_ln174 : 2
	State 5
		store_ln692 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|          |              add_ln691_fu_205             |    0    |    23   |
|    add   |              add_ln692_fu_249             |    0    |    23   |
|          |             add_ln692_1_fu_315            |    0    |    39   |
|----------|-------------------------------------------|---------|---------|
|          |             icmp_ln870_fu_211             |    0    |    13   |
|   icmp   |             icmp_ln874_fu_231             |    0    |    13   |
|          |            icmp_ln870_76_fu_284           |    0    |    20   |
|----------|-------------------------------------------|---------|---------|
|  select  |             select_ln92_fu_217            |    0    |    16   |
|----------|-------------------------------------------|---------|---------|
|    or    |              or_ln101_fu_290              |    0    |    2    |
|          |              or_ln174_fu_304              |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
| nbreadreq|           tmp_i_nbreadreq_fu_68           |    0    |    0    |
|          |         tmp_i_274_nbreadreq_fu_76         |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   read   |           checkID_V_1_read_fu_84          |    0    |    0    |
|          | txEng2timer_setProbeTimer_read_read_fu_90 |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|nbwritereq|         tmp_23_i_nbwritereq_fu_96         |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   write  |          write_ln174_write_fu_104         |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |             zext_ln534_fu_237             |    0    |    0    |
|   zext   |            zext_ln534_15_fu_261           |    0    |    0    |
|          |             zext_ln174_fu_310             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|bitconcatenate|               shl_ln_fu_296               |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |   149   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|         checkID_V_2_reg_165         |   16   |
|          checkID_V_reg_329          |   16   |
|          fastResume_reg_176         |    1   |
|           or_ln101_reg_370          |    1   |
|probeTimerTable_active_addr_1_reg_346|   10   |
| probeTimerTable_active_load_reg_351 |    1   |
|probeTimerTable_time_V_addr_1_reg_359|   10   |
| probeTimerTable_time_V_load_reg_365 |   32   |
|     pt_WaitForWrite_load_reg_321    |    1   |
|           tmp_23_i_reg_355          |    1   |
|          tmp_i_274_reg_334          |    1   |
|            tmp_i_reg_325            |    1   |
|        zext_ln534_15_reg_341        |   64   |
+-------------------------------------+--------+
|                Total                |   155  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_118 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_118 |  p1  |   3  |  32  |   96   ||    9    |
|  grp_access_fu_118 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_132 |  p0  |   2  |  10  |   20   ||    9    |
| fastResume_reg_176 |  p0  |   2  |   1  |    2   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   138  || 1.96786 ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   149  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   155  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   155  |   185  |
+-----------+--------+--------+--------+
