// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vadam_riscv.h for the primary calling header

#include "Vadam_riscv.h"       // For This
#include "Vadam_riscv__Syms.h"


//--------------------
// STATIC VARIABLES


//--------------------

VL_CTOR_IMP(Vadam_riscv) {
    Vadam_riscv__Syms* __restrict vlSymsp = __VlSymsp = new Vadam_riscv__Syms(this, name());
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Reset internal values
    
    // Reset structure values
    _ctor_var_reset();
}

void Vadam_riscv::__Vconfigure(Vadam_riscv__Syms* vlSymsp, bool first) {
    if (0 && first) {}  // Prevent unused
    this->__VlSymsp = vlSymsp;
    this->_configure_coverage(vlSymsp, first);
}

Vadam_riscv::~Vadam_riscv() {
    delete __VlSymsp; __VlSymsp=NULL;
}

// Coverage
void Vadam_riscv::__vlCoverInsert(uint32_t* countp, bool enable, const char* filenamep, int lineno, int column,
    const char* hierp, const char* pagep, const char* commentp) {
    static uint32_t fake_zero_count = 0;
    if (!enable) countp = &fake_zero_count;
    *countp = 0;
    VL_COVER_INSERT(countp,  "filename",filenamep,  "lineno",lineno,  "column",column,
	"hier",std::string(name())+hierp,  "page",pagep,  "comment",commentp);
}

//--------------------


void Vadam_riscv::eval() {
    VL_DEBUG_IF(VL_DBG_MSGF("+++++TOP Evaluate Vadam_riscv::eval\n"); );
    Vadam_riscv__Syms* __restrict vlSymsp = this->__VlSymsp;  // Setup global symbol table
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
#ifdef VL_DEBUG
    // Debug assertions
    _eval_debug_assertions();
#endif // VL_DEBUG
    // Initialize
    if (VL_UNLIKELY(!vlSymsp->__Vm_didInit)) _eval_initial_loop(vlSymsp);
    // Evaluate till stable
    int __VclockLoop = 0;
    QData __Vchange = 1;
    while (VL_LIKELY(__Vchange)) {
	VL_DEBUG_IF(VL_DBG_MSGF("+ Clock loop\n"););
	vlSymsp->__Vm_activity = true;
	_eval(vlSymsp);
	__Vchange = _change_request(vlSymsp);
	if (VL_UNLIKELY(++__VclockLoop > 100)) VL_FATAL_MT(__FILE__,__LINE__,__FILE__,"Verilated model didn't converge");
    }
}

void Vadam_riscv::_eval_initial_loop(Vadam_riscv__Syms* __restrict vlSymsp) {
    vlSymsp->__Vm_didInit = true;
    _eval_initial(vlSymsp);
    vlSymsp->__Vm_activity = true;
    int __VclockLoop = 0;
    QData __Vchange = 1;
    while (VL_LIKELY(__Vchange)) {
	_eval_settle(vlSymsp);
	_eval(vlSymsp);
	__Vchange = _change_request(vlSymsp);
	if (VL_UNLIKELY(++__VclockLoop > 100)) VL_FATAL_MT(__FILE__,__LINE__,__FILE__,"Verilated model didn't DC converge");
    }
}

//--------------------
// Internal Methods

void Vadam_riscv::_initial__TOP__1(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_initial__TOP__1\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIGW(__Vtemp1,255,0,8);
    // Body
    // INITIAL at obj_dir/../AdamRiscv/inst_memory.v:9
    __Vtemp1[0U] = 0x2e686578U;
    __Vtemp1[1U] = 0x6772616dU;
    __Vtemp1[2U] = 0x5f70726fU;
    __Vtemp1[3U] = 0x74657374U;
    __Vtemp1[4U] = 0x726f6d2fU;
    __Vtemp1[5U] = 0x7363762fU;
    __Vtemp1[6U] = 0x616d5269U;
    __Vtemp1[7U] = 0x2e2f4164U;
    VL_READMEM_W (true,8,1024, 0,8, __Vtemp1, vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
		  ,0,~0);
}

VL_INLINE_OPT void Vadam_riscv::_combo__TOP__2(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_combo__TOP__2\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((IData)(vlTOPp->clk) ^ vlTOPp->adam_riscv__DOT____Vtogcov__clk)) {
	++(vlSymsp->__Vcoverage[0]);
	vlTOPp->adam_riscv__DOT____Vtogcov__clk = vlTOPp->clk;
    }
    if (((IData)(vlTOPp->rst) ^ vlTOPp->adam_riscv__DOT____Vtogcov__rst)) {
	++(vlSymsp->__Vcoverage[1]);
	vlTOPp->adam_riscv__DOT____Vtogcov__rst = vlTOPp->rst;
    }
}

void Vadam_riscv::_settle__TOP__3(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_settle__TOP__3\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    if (((IData)(vlTOPp->clk) ^ vlTOPp->adam_riscv__DOT____Vtogcov__clk)) {
	++(vlSymsp->__Vcoverage[0]);
	vlTOPp->adam_riscv__DOT____Vtogcov__clk = vlTOPp->clk;
    }
    if (((IData)(vlTOPp->rst) ^ vlTOPp->adam_riscv__DOT____Vtogcov__rst)) {
	++(vlSymsp->__Vcoverage[1]);
	vlTOPp->adam_riscv__DOT____Vtogcov__rst = vlTOPp->rst;
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[36]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (1U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[37]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (2U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[38]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (4U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[39]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (8U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[40]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x10U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[41]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x20U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[42]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x40U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[43]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x80U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[44]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x100U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[45]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x200U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[46]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x400U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[47]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x800U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[48]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x1000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[49]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x2000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[50]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x4000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[51]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x8000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[52]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x10000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[53]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x20000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[54]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x40000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[55]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x80000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[56]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x100000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[57]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x200000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[58]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x400000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[59]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x800000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[60]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x1000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[61]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x2000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[62]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x4000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[63]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x8000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[64]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x10000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[65]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x20000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[66]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x40000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[67]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x80000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[687]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[688]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[689]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[690]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[691]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[692]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[693]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[694]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[695]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[696]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[697]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[698]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[699]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[700]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[701]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[702]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[703]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[704]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[705]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[706]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[707]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[708]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[709]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[710]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[711]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[712]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[713]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[714]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[715]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[716]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[717]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[718]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_en)) {
	++(vlSymsp->__Vcoverage[164]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_en 
	    = vlTOPp->adam_riscv__DOT__w_regs_en;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__wb_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem2reg)) {
	++(vlSymsp->__Vcoverage[686]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem2reg 
	    = vlTOPp->adam_riscv__DOT__wb_mem2reg;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[165]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[166]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[167]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[168]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[169]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[622]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[623]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[624]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[625]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[626]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[627]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[628]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[629]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[630]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[631]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[632]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[633]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[634]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[635]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[636]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[637]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[638]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[639]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[640]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[641]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[642]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[643]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[644]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[645]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[646]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[647]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[648]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[649]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[650]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[651]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[652]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[653]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[654]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[655]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[656]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[657]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[658]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[659]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[660]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[661]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[662]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[663]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[664]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[665]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[666]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[667]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[668]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[669]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[670]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[671]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[672]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[673]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[674]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[675]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[676]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[677]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[678]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[679]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[680]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[681]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[682]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[683]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[684]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[685]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    vlTOPp->adam_riscv__DOT__w_regs_data = ((IData)(vlTOPp->adam_riscv__DOT__wb_mem2reg)
					     ? vlTOPp->adam_riscv__DOT__wb_mem_data
					     : vlTOPp->adam_riscv__DOT__wb_alu_o);
    if (((IData)(vlTOPp->adam_riscv__DOT__me_mem_read) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_read)) {
	++(vlSymsp->__Vcoverage[582]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_read 
	    = vlTOPp->adam_riscv__DOT__me_mem_read;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__me_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem2reg)) {
	++(vlSymsp->__Vcoverage[583]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem2reg 
	    = vlTOPp->adam_riscv__DOT__me_mem2reg;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__me_mem_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_write)) {
	++(vlSymsp->__Vcoverage[584]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_write 
	    = vlTOPp->adam_riscv__DOT__me_mem_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__me_regs_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_write)) {
	++(vlSymsp->__Vcoverage[585]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_write 
	    = vlTOPp->adam_riscv__DOT__me_regs_write;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code))) {
	++(vlSymsp->__Vcoverage[618]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code))) {
	++(vlSymsp->__Vcoverage[619]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__me_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code))) {
	++(vlSymsp->__Vcoverage[620]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[508]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[509]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[510]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[511]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[512]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[577]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[578]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[579]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (4U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[580]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (8U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[581]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[513]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[514]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[515]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[516]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[517]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[518]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[519]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[520]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[521]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[522]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[523]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[524]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[525]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[526]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[527]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[528]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[529]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[530]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[531]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[532]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[533]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[534]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[535]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[536]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[537]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[538]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[539]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[540]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[541]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[542]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[543]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[544]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[545]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[546]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[547]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[548]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[549]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[550]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[551]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[552]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[553]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[554]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[555]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[556]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[557]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[558]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[559]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[560]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[561]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[562]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[563]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[564]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[565]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[566]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[567]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[568]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[569]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[570]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[571]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[572]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[573]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[574]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[575]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[576]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w 
	= ((((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
	     & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	    & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       == (IData)(vlTOPp->adam_riscv__DOT__me_rs2))) 
	   & (IData)(vlTOPp->adam_riscv__DOT__me_mem_write));
    vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	= (((IData)(vlTOPp->adam_riscv__DOT__me_mem_read) 
	    & (~ (IData)(vlTOPp->adam_riscv__DOT__me_mem_write)))
	    ? ((vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
		[(0x3ffU & ((IData)(3U) + vlTOPp->adam_riscv__DOT__me_alu_o))] 
		<< 0x18U) | ((vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
			      [(0x3ffU & ((IData)(2U) 
					  + vlTOPp->adam_riscv__DOT__me_alu_o))] 
			      << 0x10U) | ((vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
					    [(0x3ffU 
					      & ((IData)(1U) 
						 + vlTOPp->adam_riscv__DOT__me_alu_o))] 
					    << 8U) 
					   | vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
					   [(0x3ffU 
					     & vlTOPp->adam_riscv__DOT__me_alu_o)])))
	    : 0U);
    // ALWAYS at obj_dir/../AdamRiscv/imm_gen.v:13
    if (VL_UNLIKELY((0x63U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))) {
	++(vlSymsp->__Vcoverage[747]);
	VL_WRITEF("imm_branch : %x\n",32,((0xfffff000U 
					   & (VL_NEGATE_I((IData)(
								  (1U 
								   & (vlTOPp->adam_riscv__DOT__id_inst 
								      >> 0x1fU)))) 
					      << 0xcU)) 
					  | ((0x800U 
					      & (vlTOPp->adam_riscv__DOT__id_inst 
						 << 4U)) 
					     | ((0x7e0U 
						 & (vlTOPp->adam_riscv__DOT__id_inst 
						    >> 0x14U)) 
						| (0x1eU 
						   & (vlTOPp->adam_riscv__DOT__id_inst 
						      >> 7U))))));
    }
    if ((1U & ((vlTOPp->adam_riscv__DOT__id_inst >> 0x1eU) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_func7_code))) {
	++(vlSymsp->__Vcoverage[298]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_func7_code 
	    = (1U & (vlTOPp->adam_riscv__DOT__id_inst 
		     >> 0x1eU));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func7_code)) {
	++(vlSymsp->__Vcoverage[453]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func7_code 
	    = vlTOPp->adam_riscv__DOT__ex_func7_code;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_br) ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_br)) {
	++(vlSymsp->__Vcoverage[459]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_br = vlTOPp->adam_riscv__DOT__ex_br;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_mem_read) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_read)) {
	++(vlSymsp->__Vcoverage[460]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_read 
	    = vlTOPp->adam_riscv__DOT__ex_mem_read;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem2reg)) {
	++(vlSymsp->__Vcoverage[461]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem2reg 
	    = vlTOPp->adam_riscv__DOT__ex_mem2reg;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_mem_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_write)) {
	++(vlSymsp->__Vcoverage[465]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_write 
	    = vlTOPp->adam_riscv__DOT__ex_mem_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_br_addr_mode) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_br_addr_mode)) {
	++(vlSymsp->__Vcoverage[470]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_br_addr_mode 
	    = vlTOPp->adam_riscv__DOT__ex_br_addr_mode;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_regs_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_write)) {
	++(vlSymsp->__Vcoverage[471]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_write 
	    = vlTOPp->adam_riscv__DOT__ex_regs_write;
    }
    if ((1U & (((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		 ? 1U : 0U) ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_read))) {
	++(vlSymsp->__Vcoverage[731]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_read 
	    = (1U & ((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		      ? 1U : 0U));
    }
    if ((1U & (((0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		 ? 1U : 0U) ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_write))) {
	++(vlSymsp->__Vcoverage[736]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_write 
	    = (1U & ((0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		      ? 1U : 0U));
    }
    if (((0x67U != (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br_addr_mode)) {
	++(vlSymsp->__Vcoverage[741]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br_addr_mode 
	    = (0x67U != (0x7fU & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1))) {
	++(vlSymsp->__Vcoverage[466]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1))) {
	++(vlSymsp->__Vcoverage[467]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2))) {
	++(vlSymsp->__Vcoverage[468]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2))) {
	++(vlSymsp->__Vcoverage[469]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code))) {
	++(vlSymsp->__Vcoverage[450]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code))) {
	++(vlSymsp->__Vcoverage[451]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code))) {
	++(vlSymsp->__Vcoverage[452]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op))) {
	++(vlSymsp->__Vcoverage[462]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op))) {
	++(vlSymsp->__Vcoverage[463]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op))) {
	++(vlSymsp->__Vcoverage[464]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[312]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[313]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[314]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[315]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[316]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[317]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[318]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[319]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[320]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[321]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[454]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[455]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[456]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[457]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (8U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[458]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br = 
	(1U & ((((0x63U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		 | (0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		| (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	        ? 1U : 0U));
    if ((1U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[100]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[101]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[102]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[103]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[104]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[105]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[106]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[107]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[108]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[109]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[110]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[111]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[112]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[113]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[114]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[115]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[116]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[117]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[118]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[119]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[120]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[121]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[122]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[123]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[124]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[125]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[126]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[127]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[128]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[129]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[130]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[131]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[132]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (1U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[133]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (2U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[134]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (4U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[135]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (8U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[136]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x10U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[137]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x20U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[138]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x40U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[139]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x80U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[140]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x100U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[141]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x200U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[142]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x400U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[143]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x800U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[144]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x1000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[145]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x2000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[146]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x4000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[147]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x8000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[148]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x10000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[149]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x20000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[150]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x40000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[151]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x80000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[152]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x100000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[153]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x200000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[154]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x400000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[155]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x800000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[156]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x1000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[157]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x2000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[158]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x4000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[159]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x8000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[160]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x10000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[161]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x20000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[162]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x40000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[163]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x80000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[322]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (1U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[323]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (2U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[324]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (4U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[325]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (8U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[326]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x10U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[327]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x20U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[328]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x40U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[329]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x80U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[330]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x100U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[331]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x200U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[332]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x400U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[333]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x800U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[334]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x1000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[335]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x2000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[336]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x4000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[337]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x8000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[338]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x10000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[339]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x20000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[340]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x40000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[341]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x80000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[342]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x100000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[343]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x200000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[344]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x400000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[345]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x800000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[346]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[347]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[348]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[349]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[350]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[351]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[352]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[353]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[354]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[355]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[356]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[357]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[358]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[359]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[360]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[361]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[362]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[363]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[364]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[365]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[366]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[367]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[368]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[369]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[370]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[371]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[372]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[373]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[374]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[375]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[376]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[377]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[378]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[379]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[380]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[381]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[382]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[383]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[384]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[385]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[386]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[387]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[388]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[389]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[390]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[391]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[392]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[393]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[394]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[395]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[396]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[397]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[398]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[399]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[400]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[401]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[402]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[403]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[404]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[405]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[406]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[407]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[408]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[409]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[410]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[411]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[412]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[413]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[414]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[415]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[416]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[417]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[418]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[419]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[420]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[421]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[422]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[423]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[424]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[425]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[426]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[427]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[428]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[429]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[430]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[431]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[432]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[433]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[434]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[435]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[436]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[437]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[438]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[439]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[440]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[441]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[442]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[443]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[444]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[445]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[446]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[447]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[448]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[449]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1 
	= ((((0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	     | (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	    ? 2U : ((0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		     ? 1U : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2 
	= ((((((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	       | (0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	      | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	     | (0x13U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | (0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	    ? 1U : (((0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		     | (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
		     ? 2U : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__regs_write 
	= (1U & ((((((((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		       | (0x33U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		      | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		     | (0x13U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		    | (0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		   | (0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		  | (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
		  ? 1U : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op 
	= (((((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	      | (0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	     | (0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	    ? 0U : ((0x63U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		     ? 1U : ((0x33U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
			      ? 2U : ((0x13U == (0x7fU 
						 & vlTOPp->adam_riscv__DOT__id_inst))
				       ? 3U : (((0x67U 
						 == 
						 (0x7fU 
						  & vlTOPp->adam_riscv__DOT__id_inst)) 
						| (0x6fU 
						   == 
						   (0x7fU 
						    & vlTOPp->adam_riscv__DOT__id_inst)))
					        ? 4U
					        : 7U)))));
    vlTOPp->adam_riscv__DOT__stall = ((IData)(vlTOPp->adam_riscv__DOT__ex_mem_read) 
				      & (((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
					  == (0x1fU 
					      & (vlTOPp->adam_riscv__DOT__id_inst 
						 >> 0xfU))) 
					 | ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
					    == (0x1fU 
						& (vlTOPp->adam_riscv__DOT__id_inst 
						   >> 0x14U)))));
    vlTOPp->adam_riscv__DOT__id_imm = ((((3U == (0x7fU 
						 & vlTOPp->adam_riscv__DOT__id_inst)) 
					 | (0x13U == 
					    (0x7fU 
					     & vlTOPp->adam_riscv__DOT__id_inst))) 
					| (0x67U == 
					   (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
				        ? ((0xfffff000U 
					    & (VL_NEGATE_I((IData)(
								   (1U 
								    & (vlTOPp->adam_riscv__DOT__id_inst 
								       >> 0x1fU)))) 
					       << 0xcU)) 
					   | (0xfffU 
					      & (vlTOPp->adam_riscv__DOT__id_inst 
						 >> 0x14U)))
				        : ((0x23U == 
					    (0x7fU 
					     & vlTOPp->adam_riscv__DOT__id_inst))
					    ? ((0xfffff000U 
						& (VL_NEGATE_I((IData)(
								       (1U 
									& (vlTOPp->adam_riscv__DOT__id_inst 
									   >> 0x1fU)))) 
						   << 0xcU)) 
					       | ((0xfe0U 
						   & (vlTOPp->adam_riscv__DOT__id_inst 
						      >> 0x14U)) 
						  | (0x1fU 
						     & (vlTOPp->adam_riscv__DOT__id_inst 
							>> 7U))))
					    : ((0x63U 
						== 
						(0x7fU 
						 & vlTOPp->adam_riscv__DOT__id_inst))
					        ? (
						   (0xfffff000U 
						    & (VL_NEGATE_I((IData)(
									   (1U 
									    & (vlTOPp->adam_riscv__DOT__id_inst 
									       >> 0x1fU)))) 
						       << 0xcU)) 
						   | ((0x800U 
						       & (vlTOPp->adam_riscv__DOT__id_inst 
							  << 4U)) 
						      | ((0x7e0U 
							  & (vlTOPp->adam_riscv__DOT__id_inst 
							     >> 0x14U)) 
							 | (0x1eU 
							    & (vlTOPp->adam_riscv__DOT__id_inst 
							       >> 7U)))))
					        : (
						   ((0x37U 
						     == 
						     (0x7fU 
						      & vlTOPp->adam_riscv__DOT__id_inst)) 
						    | (0x17U 
						       == 
						       (0x7fU 
							& vlTOPp->adam_riscv__DOT__id_inst)))
						    ? 
						   (0xfffff000U 
						    & vlTOPp->adam_riscv__DOT__id_inst)
						    : 
						   ((0x6fU 
						     == 
						     (0x7fU 
						      & vlTOPp->adam_riscv__DOT__id_inst))
						     ? 
						    ((0xfff00000U 
						      & (VL_NEGATE_I((IData)(
									     (1U 
									      & (vlTOPp->adam_riscv__DOT__id_inst 
										>> 0x1fU)))) 
							 << 0x14U)) 
						     | ((0xff000U 
							 & vlTOPp->adam_riscv__DOT__id_inst) 
							| ((0x800U 
							    & (vlTOPp->adam_riscv__DOT__id_inst 
							       >> 9U)) 
							   | (0x7feU 
							      & (vlTOPp->adam_riscv__DOT__id_inst 
								 >> 0x14U)))))
						     : 0U)))));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a 
	= (((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	      == (0x1fU & (vlTOPp->adam_riscv__DOT__id_inst 
			   >> 0xfU))));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b 
	= (((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	      == (0x1fU & (vlTOPp->adam_riscv__DOT__id_inst 
			   >> 0x14U))));
    // ALWAYS at obj_dir/../AdamRiscv/alu_control.v:10
    if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
	if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
	    ++(vlSymsp->__Vcoverage[949]);
	    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
	} else {
	    if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
		++(vlSymsp->__Vcoverage[949]);
		vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
	    } else {
		++(vlSymsp->__Vcoverage[948]);
		vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xdU;
	    }
	}
    } else {
	if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
	    if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
		++(vlSymsp->__Vcoverage[947]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[945]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 7U;
			} else {
			    ++(vlSymsp->__Vcoverage[944]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 8U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[943]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl 
				= ((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code)
				    ? ((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code)
				        ? 4U : 0xfU)
				    : 3U);
			} else {
			    ++(vlSymsp->__Vcoverage[942]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 9U;
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[941]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 6U;
			} else {
			    ++(vlSymsp->__Vcoverage[940]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 5U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[939]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl 
				= ((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code)
				    ? 0xfU : 2U);
			} else {
			    ++(vlSymsp->__Vcoverage[938]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			}
		    }
		}
	    } else {
		++(vlSymsp->__Vcoverage[937]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[936]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[935]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 7U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[936]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[934]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 8U;
			    }
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[933]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 4U;
			    } else {
				++(vlSymsp->__Vcoverage[932]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 3U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[936]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[931]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 9U;
			    }
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[936]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[930]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 6U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[936]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[929]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 5U;
			    }
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[936]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[928]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 2U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[927]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 1U;
			    } else {
				++(vlSymsp->__Vcoverage[926]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			    }
			}
		    }
		}
	    }
	} else {
	    if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
		++(vlSymsp->__Vcoverage[925]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			++(vlSymsp->__Vcoverage[924]);
			vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[923]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xcU;
			} else {
			    ++(vlSymsp->__Vcoverage[922]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 6U;
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[921]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xbU;
			} else {
			    ++(vlSymsp->__Vcoverage[920]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 5U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[919]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xaU;
			} else {
			    ++(vlSymsp->__Vcoverage[918]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 1U;
			}
		    }
		}
	    } else {
		++(vlSymsp->__Vcoverage[917]);
		vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
	    }
	}
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	= ((IData)(vlTOPp->adam_riscv__DOT__ex_br_addr_mode)
	    ? vlTOPp->adam_riscv__DOT__ex_pc : vlTOPp->adam_riscv__DOT__ex_regs_data1);
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a 
	= (((IData)(vlTOPp->adam_riscv__DOT__me_regs_write) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__me_rd))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	      == (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b 
	= (((IData)(vlTOPp->adam_riscv__DOT__me_regs_write) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__me_rd))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	      == (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a 
	= (((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	      == (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b 
	= (((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	      == (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    vlTOPp->adam_riscv__DOT__if_inst = ((0xffffff00U 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					[(0x3ffU & vlTOPp->adam_riscv__DOT__if_pc)]);
    vlTOPp->adam_riscv__DOT__if_inst = ((0xffff00ffU 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					   [(0x3ffU 
					     & ((IData)(1U) 
						+ vlTOPp->adam_riscv__DOT__if_pc))] 
					   << 8U));
    vlTOPp->adam_riscv__DOT__if_inst = ((0xff00ffffU 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					   [(0x3ffU 
					     & ((IData)(2U) 
						+ vlTOPp->adam_riscv__DOT__if_pc))] 
					   << 0x10U));
    vlTOPp->adam_riscv__DOT__if_inst = ((0xffffffU 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					   [(0x3ffU 
					     & ((IData)(3U) 
						+ vlTOPp->adam_riscv__DOT__if_pc))] 
					   << 0x18U));
    if ((1U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[170]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (1U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[171]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (2U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[172]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (4U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[173]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (8U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[174]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[175]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[176]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[177]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[178]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[179]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[180]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[181]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[182]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[183]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[184]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[185]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[186]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[187]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[188]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[189]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[190]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[191]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[192]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[193]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[194]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[195]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[196]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[197]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[198]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[199]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[200]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[201]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((1U & (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
		 ? 1U : 0U) ^ vlTOPp->adam_riscv__DOT____Vtogcov__forward_data))) {
	++(vlSymsp->__Vcoverage[621]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forward_data 
	    = (1U & ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
		      ? 1U : 0U));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__hazard_data_w)) {
	++(vlSymsp->__Vcoverage[1037]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__hazard_data_w 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w;
    }
    vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	= ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
		   ? 1U : 0U)) ? vlTOPp->adam_riscv__DOT__w_regs_data
	    : vlTOPp->adam_riscv__DOT__me_regs_data2);
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[995]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[996]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[997]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[998]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[999]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1000]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1001]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1002]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1003]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1004]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1005]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1006]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1007]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1008]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1009]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1010]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1011]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1012]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1013]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1014]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1015]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1016]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1017]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1018]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1019]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1020]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1021]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1022]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1023]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1024]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1025]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1026]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    vlTOPp->adam_riscv__DOT__me_mem_data = ((0U == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
					     ? ((0xffffff00U 
						 & (VL_NEGATE_I((IData)(
									(1U 
									 & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
									    >> 7U)))) 
						    << 8U)) 
						| (0xffU 
						   & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem))
					     : ((1U 
						 == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						 ? 
						((0xffff0000U 
						  & (VL_NEGATE_I((IData)(
									 (1U 
									  & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
									     >> 7U)))) 
						     << 0x10U)) 
						 | (0xffffU 
						    & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem))
						 : 
						((4U 
						  == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						  ? 
						 (0xffU 
						  & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem)
						  : 
						 ((5U 
						   == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						   ? 
						  (0xffffU 
						   & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem)
						   : vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem))));
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br)) {
	++(vlSymsp->__Vcoverage[730]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1))) {
	++(vlSymsp->__Vcoverage[737]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1))) {
	++(vlSymsp->__Vcoverage[738]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2))) {
	++(vlSymsp->__Vcoverage[739]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2))) {
	++(vlSymsp->__Vcoverage[740]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2)));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__regs_write) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__regs_write)) {
	++(vlSymsp->__Vcoverage[742]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__regs_write 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__regs_write;
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg 
	= (1U & (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__regs_write) 
		  & (3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
		  ? 1U : 0U));
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op))) {
	++(vlSymsp->__Vcoverage[733]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op))) {
	++(vlSymsp->__Vcoverage[734]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op))) {
	++(vlSymsp->__Vcoverage[735]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__stall) ^ vlTOPp->adam_riscv__DOT____Vtogcov__stall)) {
	++(vlSymsp->__Vcoverage[35]);
	vlTOPp->adam_riscv__DOT____Vtogcov__stall = vlTOPp->adam_riscv__DOT__stall;
    }
    vlTOPp->adam_riscv__DOT__id_br = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
					     ? 0U : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br)));
    vlTOPp->adam_riscv__DOT__id_mem_read = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : 
						  (1U 
						   & ((3U 
						       == 
						       (0x7fU 
							& vlTOPp->adam_riscv__DOT__id_inst))
						       ? 1U
						       : 0U))));
    vlTOPp->adam_riscv__DOT__id_mem_write = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						    ? 0U
						    : 
						   (1U 
						    & ((0x23U 
							== 
							(0x7fU 
							 & vlTOPp->adam_riscv__DOT__id_inst))
						        ? 1U
						        : 0U))));
    vlTOPp->adam_riscv__DOT__id_br_addr_mode = (1U 
						& ((IData)(vlTOPp->adam_riscv__DOT__stall)
						    ? 0U
						    : 
						   (0x67U 
						    != 
						    (0x7fU 
						     & vlTOPp->adam_riscv__DOT__id_inst))));
    vlTOPp->adam_riscv__DOT__id_regs_write = (1U & 
					      ((IData)(vlTOPp->adam_riscv__DOT__stall)
					        ? 0U
					        : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__regs_write)));
    vlTOPp->adam_riscv__DOT__id_alu_src1 = (3U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1)));
    vlTOPp->adam_riscv__DOT__id_alu_src2 = (3U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2)));
    vlTOPp->adam_riscv__DOT__id_alu_op = (7U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						 ? 0U
						 : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    if ((1U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[266]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[267]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[268]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[269]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[270]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[271]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[272]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[273]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[274]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[275]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[276]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[277]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[278]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[279]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[280]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[281]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[282]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[283]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[284]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[285]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[286]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[287]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[288]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[289]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[290]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[291]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[292]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[293]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[294]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[295]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[296]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[297]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_a)) {
	++(vlSymsp->__Vcoverage[743]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_a 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a;
    }
    vlTOPp->adam_riscv__DOT__id_regs_data1 = ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a)
					       ? vlTOPp->adam_riscv__DOT__w_regs_data
					       : vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file
					      [(0x1fU 
						& (vlTOPp->adam_riscv__DOT__id_inst 
						   >> 0xfU))]);
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_b)) {
	++(vlSymsp->__Vcoverage[744]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_b 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b;
    }
    vlTOPp->adam_riscv__DOT__id_regs_data2 = ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b)
					       ? vlTOPp->adam_riscv__DOT__w_regs_data
					       : vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file
					      [(0x1fU 
						& (vlTOPp->adam_riscv__DOT__id_inst 
						   >> 0x14U))]);
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[750]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((0xeU & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[751]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((0xdU & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[752]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((0xbU & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[753]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((7U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[883]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[884]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[885]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[886]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[887]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[888]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[889]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[890]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[891]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[892]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[893]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[894]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[895]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[896]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[897]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[898]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[899]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[900]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[901]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[902]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[903]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[904]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[905]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[906]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[907]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[908]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[909]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[910]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[911]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[912]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[913]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[914]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    vlTOPp->adam_riscv__DOT__br_addr = (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
					+ vlTOPp->adam_riscv__DOT__ex_imm);
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_a)) {
	++(vlSymsp->__Vcoverage[1033]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_a 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_b)) {
	++(vlSymsp->__Vcoverage[1034]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_b 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_a)) {
	++(vlSymsp->__Vcoverage[1035]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_a 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a;
    }
    vlTOPp->adam_riscv__DOT__forwardA = ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a)
					  ? 2U : ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a)
						   ? 1U
						   : 0U));
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_b)) {
	++(vlSymsp->__Vcoverage[1036]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_b 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b;
    }
    vlTOPp->adam_riscv__DOT__forwardB = ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b)
					  ? 2U : ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b)
						   ? 1U
						   : 0U));
    if ((1U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[68]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (1U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[69]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (2U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[70]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (4U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[71]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (8U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[72]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[73]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[74]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[75]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[76]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[77]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[78]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[79]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[80]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[81]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[82]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[83]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[84]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[85]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[86]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[87]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[88]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[89]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[90]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[91]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[92]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[93]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[94]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[95]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[96]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[97]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[98]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[99]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[963]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[964]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[965]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[966]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[967]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[968]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[969]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[970]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[971]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[972]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[973]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[974]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[975]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[976]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[977]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[978]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[979]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[980]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[981]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[982]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[983]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[984]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[985]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[986]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[987]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[988]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[989]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[990]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[991]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[992]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[993]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[994]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[586]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[587]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[588]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[589]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[590]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[591]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[592]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[593]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[594]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[595]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[596]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[597]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[598]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[599]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[600]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[601]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[602]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[603]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[604]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[605]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[606]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[607]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[608]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[609]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[610]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[611]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[612]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[613]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[614]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[615]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[616]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[617]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem2reg)) {
	++(vlSymsp->__Vcoverage[732]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem2reg 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg;
    }
    vlTOPp->adam_riscv__DOT__id_mem2reg = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						  ? 0U
						  : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg)));
    if (((IData)(vlTOPp->adam_riscv__DOT__id_br) ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_br)) {
	++(vlSymsp->__Vcoverage[299]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_br = vlTOPp->adam_riscv__DOT__id_br;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_mem_read) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_read)) {
	++(vlSymsp->__Vcoverage[300]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_read 
	    = vlTOPp->adam_riscv__DOT__id_mem_read;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_mem_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_write)) {
	++(vlSymsp->__Vcoverage[305]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_write 
	    = vlTOPp->adam_riscv__DOT__id_mem_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_br_addr_mode) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_br_addr_mode)) {
	++(vlSymsp->__Vcoverage[310]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_br_addr_mode 
	    = vlTOPp->adam_riscv__DOT__id_br_addr_mode;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_regs_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_write)) {
	++(vlSymsp->__Vcoverage[311]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_write 
	    = vlTOPp->adam_riscv__DOT__id_regs_write;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1))) {
	++(vlSymsp->__Vcoverage[306]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1))) {
	++(vlSymsp->__Vcoverage[307]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2))) {
	++(vlSymsp->__Vcoverage[308]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2))) {
	++(vlSymsp->__Vcoverage[309]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src2)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op))) {
	++(vlSymsp->__Vcoverage[302]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_op)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op))) {
	++(vlSymsp->__Vcoverage[303]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_op)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op))) {
	++(vlSymsp->__Vcoverage[304]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_op)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[202]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[203]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[204]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[205]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[206]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[207]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[208]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[209]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[210]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[211]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[212]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[213]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[214]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[215]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[216]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[217]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[218]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[219]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[220]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[221]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[222]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[223]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[224]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[225]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[226]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[227]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[228]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[229]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[230]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[231]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[232]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[233]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[234]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[235]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[236]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[237]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[238]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[239]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[240]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[241]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[242]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[243]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[244]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[245]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[246]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[247]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[248]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[249]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[250]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[251]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[252]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[253]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[254]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[255]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[256]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[257]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[258]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[259]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[260]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[261]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[262]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[263]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[264]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[265]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[3]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (1U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[4]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (2U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[5]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (4U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[6]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (8U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[7]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[8]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[9]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[10]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[11]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[12]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[13]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[14]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[15]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[16]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[17]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[18]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[19]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[20]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[21]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[22]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[23]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[24]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[25]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[26]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[27]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[28]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[29]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[30]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[31]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[32]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[33]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[34]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__forwardA) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardA))) {
	++(vlSymsp->__Vcoverage[504]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardA 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardA)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__forwardA)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__forwardA) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardA))) {
	++(vlSymsp->__Vcoverage[505]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardA 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardA)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__forwardA)));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardA))
	    ? vlTOPp->adam_riscv__DOT__me_alu_o : (
						   (1U 
						    == (IData)(vlTOPp->adam_riscv__DOT__forwardA))
						    ? vlTOPp->adam_riscv__DOT__w_regs_data
						    : vlTOPp->adam_riscv__DOT__ex_regs_data1));
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__forwardB) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardB))) {
	++(vlSymsp->__Vcoverage[506]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardB 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardB)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__forwardB)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__forwardB) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardB))) {
	++(vlSymsp->__Vcoverage[507]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardB 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardB)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__forwardB)));
    }
    // ALWAYS at obj_dir/../AdamRiscv/forwarding.v:38
    if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardA)))) {
	++(vlSymsp->__Vcoverage[1038]);
	VL_WRITEF("forwardA! ex_hazard: %b, mem_hazard: %b\n",
		  1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a,
		  1,(IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a));
    } else {
	if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardB)))) {
	    VL_WRITEF("forwardB! ex_hazard: %b, mem_hazard: %b\n",
		      1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b,
		      1,(IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b));
	    ++(vlSymsp->__Vcoverage[1039]);
	} else {
	    if (VL_UNLIKELY((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
				    ? 1U : 0U)))) {
		VL_WRITEF("forward4store! hazard_data: %b\n",
			  1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w);
		++(vlSymsp->__Vcoverage[1040]);
	    }
	}
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardB))
	    ? vlTOPp->adam_riscv__DOT__me_alu_o : (
						   (1U 
						    == (IData)(vlTOPp->adam_riscv__DOT__forwardB))
						    ? vlTOPp->adam_riscv__DOT__w_regs_data
						    : vlTOPp->adam_riscv__DOT__ex_regs_data2));
    if (((IData)(vlTOPp->adam_riscv__DOT__id_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_mem2reg)) {
	++(vlSymsp->__Vcoverage[301]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_mem2reg 
	    = vlTOPp->adam_riscv__DOT__id_mem2reg;
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[786]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[787]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[788]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[789]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[790]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[791]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[792]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[793]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[794]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[795]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[796]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[797]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[798]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[799]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[800]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[801]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[802]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[803]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[804]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[805]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[806]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[807]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[808]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[809]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[810]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[811]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[812]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[813]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[814]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[815]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[816]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[817]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	= ((1U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1))
	    ? 0U : ((2U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1))
		     ? vlTOPp->adam_riscv__DOT__ex_pc
		     : vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[850]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[851]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[852]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[853]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[854]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[855]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[856]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[857]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[858]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[859]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[860]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[861]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[862]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[863]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[864]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[865]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[866]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[867]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[868]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[869]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[870]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[871]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[872]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[873]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[874]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[875]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[876]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[877]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[878]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[879]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[880]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[881]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2))
	    ? 4U : ((1U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2))
		     ? vlTOPp->adam_riscv__DOT__ex_imm
		     : vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[754]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[755]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[756]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[757]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[758]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[759]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[760]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[761]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[762]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[763]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[764]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[765]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[766]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[767]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[768]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[769]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[770]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[771]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[772]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[773]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[774]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[775]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[776]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[777]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[778]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[779]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[780]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[781]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[782]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[783]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[784]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[785]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    // ALWAYS at obj_dir/../AdamRiscv/stage_ex.v:58
    if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardA)))) {
	++(vlSymsp->__Vcoverage[915]);
	VL_WRITEF("forwardA! OP_A: %x\n",32,vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A);
    } else {
	if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardB)))) {
	    VL_WRITEF("forwardB! OP_B: %x\n",32,vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
	    ++(vlSymsp->__Vcoverage[916]);
	}
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[818]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[819]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[820]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[821]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[822]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[823]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[824]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[825]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[826]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[827]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[828]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[829]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[830]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[831]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[832]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[833]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[834]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[835]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[836]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[837]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[838]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[839]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[840]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[841]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[842]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[843]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[844]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[845]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[846]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[847]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[848]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[849]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    // ALWAYS at obj_dir/../AdamRiscv/alu.v:15
    if ((8U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
	if ((4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		++(vlSymsp->__Vcoverage[960]);
		vlTOPp->adam_riscv__DOT__ex_alu_o = 0U;
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[952]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   + vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[956]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= ((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			    < vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		}
	    }
	} else {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[955]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (VL_LTS_III(1,32,32, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		} else {
		    ++(vlSymsp->__Vcoverage[953]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   - vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[954]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[951]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   | vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		}
	    }
	}
    } else {
	if ((4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[950]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[956]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= ((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			    < vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[955]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (VL_LTS_III(1,32,32, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		} else {
		    ++(vlSymsp->__Vcoverage[959]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= VL_SHIFTRS_III(32,32,5, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A, 
					 (0x1fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
		}
	    }
	} else {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[958]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   >> (0x1fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
		} else {
		    ++(vlSymsp->__Vcoverage[957]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   << (0x1fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[953]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   - vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[952]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   + vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		}
	    }
	}
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark 
	= (1U & ((0xdU == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))
		  ? 1U : ((((0xaU == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)) 
			    | (5U == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) 
			   | (6U == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)))
			   ? (0U != vlTOPp->adam_riscv__DOT__ex_alu_o)
			   : (0U == vlTOPp->adam_riscv__DOT__ex_alu_o))));
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[472]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[473]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[474]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[475]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[476]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[477]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[478]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[479]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[480]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[481]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[482]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[483]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[484]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[485]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[486]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[487]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[488]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[489]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[490]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[491]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[492]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[493]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[494]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[495]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[496]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[497]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[498]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[499]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[500]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[501]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[502]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[503]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_mark)) {
	++(vlSymsp->__Vcoverage[882]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_mark 
	    = vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark;
    }
    vlTOPp->adam_riscv__DOT__br_ctrl = ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark) 
					& (IData)(vlTOPp->adam_riscv__DOT__ex_br));
    if (((IData)(vlTOPp->adam_riscv__DOT__br_ctrl) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_ctrl)) {
	++(vlSymsp->__Vcoverage[2]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_ctrl 
	    = vlTOPp->adam_riscv__DOT__br_ctrl;
    }
}

VL_INLINE_OPT void Vadam_riscv::_sequent__TOP__4(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_sequent__TOP__4\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vdlyvdim0__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0,4,0);
    VL_SIG8(__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0,0,0);
    VL_SIG8(__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v1,0,0);
    VL_SIG8(__Vdly__adam_riscv__DOT__ex_alu_op,2,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0,7,0);
    VL_SIG8(__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0,0,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1,7,0);
    VL_SIG8(__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1,0,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v2,7,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3,7,0);
    VL_SIG8(__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3,0,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4,7,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5,7,0);
    VL_SIG8(__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v6,7,0);
    VL_SIG8(__Vdly__adam_riscv__DOT__wb_mem2reg,0,0);
    VL_SIG8(__Vdly__adam_riscv__DOT__w_regs_en,0,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0,9,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1,9,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v2,9,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3,9,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4,9,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5,9,0);
    VL_SIG16(__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v6,9,0);
    VL_SIG(__Vdly__adam_riscv__DOT__if_pc,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__id_inst,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__id_pc,31,0);
    VL_SIG(__Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__ex_regs_data1,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__ex_regs_data2,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__ex_imm,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__me_alu_o,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__wb_mem_data,31,0);
    VL_SIG(__Vdly__adam_riscv__DOT__wb_alu_o,31,0);
    // Body
    __Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	= vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next;
    __Vdly__adam_riscv__DOT__if_pc = vlTOPp->adam_riscv__DOT__if_pc;
    __Vdly__adam_riscv__DOT__id_pc = vlTOPp->adam_riscv__DOT__id_pc;
    __Vdly__adam_riscv__DOT__id_inst = vlTOPp->adam_riscv__DOT__id_inst;
    __Vdly__adam_riscv__DOT__ex_alu_op = vlTOPp->adam_riscv__DOT__ex_alu_op;
    __Vdly__adam_riscv__DOT__ex_imm = vlTOPp->adam_riscv__DOT__ex_imm;
    __Vdly__adam_riscv__DOT__ex_regs_data2 = vlTOPp->adam_riscv__DOT__ex_regs_data2;
    __Vdly__adam_riscv__DOT__ex_regs_data1 = vlTOPp->adam_riscv__DOT__ex_regs_data1;
    __Vdly__adam_riscv__DOT__me_alu_o = vlTOPp->adam_riscv__DOT__me_alu_o;
    __Vdly__adam_riscv__DOT__wb_mem2reg = vlTOPp->adam_riscv__DOT__wb_mem2reg;
    __Vdly__adam_riscv__DOT__wb_mem_data = vlTOPp->adam_riscv__DOT__wb_mem_data;
    __Vdly__adam_riscv__DOT__wb_alu_o = vlTOPp->adam_riscv__DOT__wb_alu_o;
    __Vdly__adam_riscv__DOT__w_regs_en = vlTOPp->adam_riscv__DOT__w_regs_en;
    __Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0 = 0U;
    __Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v1 = 0U;
    __Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0 = 0U;
    __Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1 = 0U;
    __Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3 = 0U;
    // ALWAYS at obj_dir/../AdamRiscv/pc.v:34
    if (vlTOPp->rst) {
	if (vlTOPp->adam_riscv__DOT__br_ctrl) {
	    ++(vlSymsp->__Vcoverage[724]);
	    __Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		= ((IData)(4U) + vlTOPp->adam_riscv__DOT__br_addr);
	} else {
	    if (vlTOPp->adam_riscv__DOT__stall) {
		__Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    = vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next;
		++(vlSymsp->__Vcoverage[725]);
	    } else {
		__Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    = ((IData)(4U) + vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next);
		++(vlSymsp->__Vcoverage[726]);
	    }
	}
    } else {
	++(vlSymsp->__Vcoverage[723]);
	__Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next = 4U;
    }
    // ALWAYS at obj_dir/../AdamRiscv/pc.v:13
    if (vlTOPp->rst) {
	if (VL_UNLIKELY(vlTOPp->adam_riscv__DOT__br_ctrl)) {
	    VL_WRITEF("-----------------------\n");
	    ++(vlSymsp->__Vcoverage[720]);
	    VL_WRITEF("PC_o = BR_addr: %x\n",32,vlTOPp->adam_riscv__DOT__if_pc);
	    __Vdly__adam_riscv__DOT__if_pc = vlTOPp->adam_riscv__DOT__br_addr;
	} else {
	    if (vlTOPp->adam_riscv__DOT__stall) {
		++(vlSymsp->__Vcoverage[721]);
		__Vdly__adam_riscv__DOT__if_pc = vlTOPp->adam_riscv__DOT__if_pc;
		VL_WRITEF("-----------------------\n");
		VL_WRITEF("PC_o = stall: %x\n",32,vlTOPp->adam_riscv__DOT__if_pc);
	    } else {
		++(vlSymsp->__Vcoverage[722]);
		VL_WRITEF("-----------------------\n");
		VL_WRITEF("PC_O = PC_next: %x\n",32,
			  vlTOPp->adam_riscv__DOT__if_pc);
		__Vdly__adam_riscv__DOT__if_pc = vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next;
	    }
	}
    } else {
	++(vlSymsp->__Vcoverage[719]);
	__Vdly__adam_riscv__DOT__if_pc = 0U;
    }
    // ALWAYS at obj_dir/../AdamRiscv/reg_if_id.v:13
    if (VL_UNLIKELY((1U & ((~ (IData)(vlTOPp->rst)) 
			   | (IData)(vlTOPp->adam_riscv__DOT__br_ctrl))))) {
	++(vlSymsp->__Vcoverage[727]);
	VL_WRITEF("if_id_flush pc: %x\n",32,vlTOPp->adam_riscv__DOT__id_pc);
	__Vdly__adam_riscv__DOT__id_inst = 0U;
	__Vdly__adam_riscv__DOT__id_pc = 0U;
    } else {
	if (vlTOPp->adam_riscv__DOT__stall) {
	    ++(vlSymsp->__Vcoverage[728]);
	    __Vdly__adam_riscv__DOT__id_inst = vlTOPp->adam_riscv__DOT__id_inst;
	    __Vdly__adam_riscv__DOT__id_pc = vlTOPp->adam_riscv__DOT__id_pc;
	    VL_WRITEF("if_id_stall, inst: %x, \npc: %x\n",
		      32,vlTOPp->adam_riscv__DOT__id_inst,
		      32,vlTOPp->adam_riscv__DOT__id_pc);
	} else {
	    VL_WRITEF("id_inst: %x\n",32,vlTOPp->adam_riscv__DOT__id_inst);
	    ++(vlSymsp->__Vcoverage[729]);
	    __Vdly__adam_riscv__DOT__id_pc = vlTOPp->adam_riscv__DOT__if_pc;
	    __Vdly__adam_riscv__DOT__id_inst = vlTOPp->adam_riscv__DOT__if_inst;
	}
    }
    // ALWAYS at obj_dir/../AdamRiscv/regs.v:20
    if (vlTOPp->rst) {
	if (VL_UNLIKELY(((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
			 & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))))) {
	    ++(vlSymsp->__Vcoverage[746]);
	    VL_WRITEF("WRITE REGISTER FILE: x%2# = %x\n",
		      5,vlTOPp->adam_riscv__DOT__w_regs_addr,
		      32,vlTOPp->adam_riscv__DOT__w_regs_data);
	    __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0 
		= vlTOPp->adam_riscv__DOT__w_regs_data;
	    __Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0 = 1U;
	    __Vdlyvdim0__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0 
		= vlTOPp->adam_riscv__DOT__w_regs_addr;
	}
    } else {
	++(vlSymsp->__Vcoverage[745]);
	__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v1 = 1U;
    }
    // ALWAYS at obj_dir/../AdamRiscv/data_memory.v:17
    if ((((IData)(vlTOPp->adam_riscv__DOT__me_mem_write) 
	  & (~ (IData)(vlTOPp->adam_riscv__DOT__me_mem_read))) 
	 & (IData)(vlTOPp->rst))) {
	++(vlSymsp->__Vcoverage[1030]);
	if ((0U == (3U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)))) {
	    ++(vlSymsp->__Vcoverage[1027]);
	    __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0 
		= (0xffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem);
	    __Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0 = 1U;
	    __Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0 
		= (0x3ffU & vlTOPp->adam_riscv__DOT__me_alu_o);
	} else {
	    if ((1U == (3U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)))) {
		++(vlSymsp->__Vcoverage[1028]);
		__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1 
		    = (0xffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem);
		__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1 = 1U;
		__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1 
		    = (0x3ffU & vlTOPp->adam_riscv__DOT__me_alu_o);
		__Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v2 
		    = (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
				>> 8U));
		__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v2 
		    = (0x3ffU & ((IData)(1U) + vlTOPp->adam_riscv__DOT__me_alu_o));
	    } else {
		if ((2U == (3U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)))) {
		    ++(vlSymsp->__Vcoverage[1029]);
		    __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3 
			= (0xffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem);
		    __Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3 = 1U;
		    __Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3 
			= (0x3ffU & vlTOPp->adam_riscv__DOT__me_alu_o);
		    __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4 
			= (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
				    >> 8U));
		    __Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4 
			= (0x3ffU & ((IData)(1U) + vlTOPp->adam_riscv__DOT__me_alu_o));
		    __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5 
			= (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
				    >> 0x10U));
		    __Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5 
			= (0x3ffU & ((IData)(2U) + vlTOPp->adam_riscv__DOT__me_alu_o));
		    __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v6 
			= (0xffU & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
				    >> 0x18U));
		    __Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v6 
			= (0x3ffU & ((IData)(3U) + vlTOPp->adam_riscv__DOT__me_alu_o));
		}
	    }
	}
    }
    vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	= __Vdly__adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next;
    vlTOPp->adam_riscv__DOT__if_pc = __Vdly__adam_riscv__DOT__if_pc;
    // ALWAYSPOST at obj_dir/../AdamRiscv/regs.v:26
    if (__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0) {
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file[__Vdlyvdim0__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v0;
    }
    if (__Vdlyvset__adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file__v1) {
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file[0U] = 0U;
    }
    // ALWAYSPOST at obj_dir/../AdamRiscv/data_memory.v:20
    if (__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0) {
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v0;
    }
    if (__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1) {
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v1;
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v2] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v2;
    }
    if (__Vdlyvset__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3) {
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v3;
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v4;
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v5;
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vdlyvdim0__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v6] 
	    = __Vdlyvval__adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data__v6;
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[687]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[688]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[689]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[690]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[691]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[692]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[693]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[694]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[695]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[696]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[697]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[698]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[699]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[700]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[701]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[702]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[703]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[704]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[705]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[706]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[707]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[708]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[709]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[710]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[711]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[712]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[713]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[714]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[715]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[716]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[717]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next 
			^ vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next))) {
	++(vlSymsp->__Vcoverage[718]);
	vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[36]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (1U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[37]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (2U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[38]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (4U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[39]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (8U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[40]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x10U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[41]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x20U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[42]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x40U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[43]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x80U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[44]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x100U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[45]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x200U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[46]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x400U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__if_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[47]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x800U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[48]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x1000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[49]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x2000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[50]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x4000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__if_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[51]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x8000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[52]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x10000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[53]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x20000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[54]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x40000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__if_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[55]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x80000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[56]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x100000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[57]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x200000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[58]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x400000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__if_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[59]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x800000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[60]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x1000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[61]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x2000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[62]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x4000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__if_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[63]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x8000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[64]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x10000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[65]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x20000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[66]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x40000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__if_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_pc))) {
	++(vlSymsp->__Vcoverage[67]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_pc = 
	    ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_pc) 
	     | (0x80000000U & vlTOPp->adam_riscv__DOT__if_pc));
    }
    vlTOPp->adam_riscv__DOT__if_inst = ((0xffffff00U 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					[(0x3ffU & vlTOPp->adam_riscv__DOT__if_pc)]);
    vlTOPp->adam_riscv__DOT__if_inst = ((0xffff00ffU 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					   [(0x3ffU 
					     & ((IData)(1U) 
						+ vlTOPp->adam_riscv__DOT__if_pc))] 
					   << 8U));
    vlTOPp->adam_riscv__DOT__if_inst = ((0xff00ffffU 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					   [(0x3ffU 
					     & ((IData)(2U) 
						+ vlTOPp->adam_riscv__DOT__if_pc))] 
					   << 0x10U));
    vlTOPp->adam_riscv__DOT__if_inst = ((0xffffffU 
					 & vlTOPp->adam_riscv__DOT__if_inst) 
					| (vlTOPp->adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst
					   [(0x3ffU 
					     & ((IData)(3U) 
						+ vlTOPp->adam_riscv__DOT__if_pc))] 
					   << 0x18U));
    // ALWAYS at obj_dir/../AdamRiscv/reg_mem_wb.v:16
    if (vlTOPp->rst) {
	++(vlSymsp->__Vcoverage[1032]);
	__Vdly__adam_riscv__DOT__wb_mem_data = vlTOPp->adam_riscv__DOT__me_mem_data;
	__Vdly__adam_riscv__DOT__wb_alu_o = vlTOPp->adam_riscv__DOT__me_alu_o;
	vlTOPp->adam_riscv__DOT__w_regs_addr = vlTOPp->adam_riscv__DOT__me_rd;
	__Vdly__adam_riscv__DOT__wb_mem2reg = vlTOPp->adam_riscv__DOT__me_mem2reg;
	__Vdly__adam_riscv__DOT__w_regs_en = vlTOPp->adam_riscv__DOT__me_regs_write;
    } else {
	++(vlSymsp->__Vcoverage[1031]);
	__Vdly__adam_riscv__DOT__wb_mem_data = 0U;
	__Vdly__adam_riscv__DOT__wb_alu_o = 0U;
	vlTOPp->adam_riscv__DOT__w_regs_addr = 0U;
	__Vdly__adam_riscv__DOT__wb_mem2reg = 0U;
	__Vdly__adam_riscv__DOT__w_regs_en = 0U;
    }
    VL_WRITEF("wb_mem_data  : %x\n",32,vlTOPp->adam_riscv__DOT__wb_mem_data);
    VL_WRITEF("wb_alu_o     : %x\n",32,vlTOPp->adam_riscv__DOT__wb_alu_o);
    VL_WRITEF("wb_mem2reg   : %x\n",1,vlTOPp->adam_riscv__DOT__wb_mem2reg);
    VL_WRITEF("wb_regs_write: %x\n",1,vlTOPp->adam_riscv__DOT__w_regs_en);
    if ((1U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[68]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (1U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[69]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (2U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[70]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (4U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__if_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[71]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (8U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[72]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[73]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[74]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__if_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[75]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[76]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[77]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[78]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__if_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[79]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[80]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[81]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[82]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__if_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[83]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[84]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[85]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[86]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__if_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[87]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[88]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[89]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[90]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__if_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[91]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[92]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[93]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[94]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__if_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[95]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[96]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[97]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[98]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__if_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__if_inst))) {
	++(vlSymsp->__Vcoverage[99]);
	vlTOPp->adam_riscv__DOT____Vtogcov__if_inst 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__if_inst) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__if_inst));
    }
    vlTOPp->adam_riscv__DOT__wb_mem2reg = __Vdly__adam_riscv__DOT__wb_mem2reg;
    vlTOPp->adam_riscv__DOT__wb_mem_data = __Vdly__adam_riscv__DOT__wb_mem_data;
    vlTOPp->adam_riscv__DOT__wb_alu_o = __Vdly__adam_riscv__DOT__wb_alu_o;
    vlTOPp->adam_riscv__DOT__w_regs_en = __Vdly__adam_riscv__DOT__w_regs_en;
    if (((IData)(vlTOPp->adam_riscv__DOT__wb_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem2reg)) {
	++(vlSymsp->__Vcoverage[686]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem2reg 
	    = vlTOPp->adam_riscv__DOT__wb_mem2reg;
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[622]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[623]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[624]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[625]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[626]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[627]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[628]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[629]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[630]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[631]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[632]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[633]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[634]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[635]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[636]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[637]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[638]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[639]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[640]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[641]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[642]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[643]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[644]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[645]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[646]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[647]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[648]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[649]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[650]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[651]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[652]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data))) {
	++(vlSymsp->__Vcoverage[653]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_mem_data) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_mem_data));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[654]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (1U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[655]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (2U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[656]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (4U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__wb_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[657]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (8U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[658]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[659]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[660]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[661]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[662]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[663]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[664]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[665]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[666]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[667]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[668]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[669]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[670]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[671]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[672]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[673]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[674]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[675]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[676]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[677]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[678]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[679]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[680]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[681]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[682]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[683]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[684]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__wb_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o))) {
	++(vlSymsp->__Vcoverage[685]);
	vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__wb_alu_o) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__wb_alu_o));
    }
    vlTOPp->adam_riscv__DOT__w_regs_data = ((IData)(vlTOPp->adam_riscv__DOT__wb_mem2reg)
					     ? vlTOPp->adam_riscv__DOT__wb_mem_data
					     : vlTOPp->adam_riscv__DOT__wb_alu_o);
    if (((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_en)) {
	++(vlSymsp->__Vcoverage[164]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_en 
	    = vlTOPp->adam_riscv__DOT__w_regs_en;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[165]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[166]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[167]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[168]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr))) {
	++(vlSymsp->__Vcoverage[169]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_addr)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr)));
    }
    // ALWAYS at obj_dir/../AdamRiscv/reg_ex_mem.v:27
    if (vlTOPp->rst) {
	++(vlSymsp->__Vcoverage[962]);
	vlTOPp->adam_riscv__DOT__me_regs_data2 = vlTOPp->adam_riscv__DOT__ex_regs_data2;
	__Vdly__adam_riscv__DOT__me_alu_o = vlTOPp->adam_riscv__DOT__ex_alu_o;
	vlTOPp->adam_riscv__DOT__me_rd = vlTOPp->adam_riscv__DOT__ex_rd;
	vlTOPp->adam_riscv__DOT__me_mem_read = vlTOPp->adam_riscv__DOT__ex_mem_read;
	vlTOPp->adam_riscv__DOT__me_mem2reg = vlTOPp->adam_riscv__DOT__ex_mem2reg;
	vlTOPp->adam_riscv__DOT__me_mem_write = vlTOPp->adam_riscv__DOT__ex_mem_write;
	vlTOPp->adam_riscv__DOT__me_regs_write = vlTOPp->adam_riscv__DOT__ex_regs_write;
	vlTOPp->adam_riscv__DOT__me_rs2 = vlTOPp->adam_riscv__DOT__ex_rs2;
	vlTOPp->adam_riscv__DOT__me_func3_code = vlTOPp->adam_riscv__DOT__ex_func3_code;
    } else {
	++(vlSymsp->__Vcoverage[961]);
	vlTOPp->adam_riscv__DOT__me_regs_data2 = 0U;
	__Vdly__adam_riscv__DOT__me_alu_o = 0U;
	vlTOPp->adam_riscv__DOT__me_rd = 0U;
	vlTOPp->adam_riscv__DOT__me_mem_read = 0U;
	vlTOPp->adam_riscv__DOT__me_mem2reg = 0U;
	vlTOPp->adam_riscv__DOT__me_mem_write = 0U;
	vlTOPp->adam_riscv__DOT__me_regs_write = 0U;
	vlTOPp->adam_riscv__DOT__me_rs2 = 0U;
	vlTOPp->adam_riscv__DOT__me_func3_code = 0U;
    }
    VL_WRITEF("me_alu_o: %x\n",32,vlTOPp->adam_riscv__DOT__me_alu_o);
    if ((1U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[170]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (1U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[171]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (2U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[172]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (4U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__w_regs_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[173]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (8U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[174]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[175]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[176]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[177]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[178]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[179]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[180]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[181]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[182]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[183]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[184]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[185]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[186]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[187]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[188]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[189]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[190]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[191]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[192]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[193]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[194]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[195]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[196]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[197]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[198]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[199]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[200]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__w_regs_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data))) {
	++(vlSymsp->__Vcoverage[201]);
	vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__w_regs_data) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__w_regs_data));
    }
    vlTOPp->adam_riscv__DOT__me_alu_o = __Vdly__adam_riscv__DOT__me_alu_o;
    if (((IData)(vlTOPp->adam_riscv__DOT__me_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem2reg)) {
	++(vlSymsp->__Vcoverage[583]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem2reg 
	    = vlTOPp->adam_riscv__DOT__me_mem2reg;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code))) {
	++(vlSymsp->__Vcoverage[618]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code))) {
	++(vlSymsp->__Vcoverage[619]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__me_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code))) {
	++(vlSymsp->__Vcoverage[620]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_func3_code)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__me_func3_code)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[513]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[514]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[515]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[516]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[517]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[518]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[519]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[520]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[521]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[522]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[523]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[524]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[525]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[526]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[527]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[528]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[529]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[530]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[531]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[532]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[533]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[534]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[535]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[536]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[537]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[538]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[539]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[540]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[541]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[542]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[543]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2))) {
	++(vlSymsp->__Vcoverage[544]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_data2) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_regs_data2));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[508]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[509]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[510]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[511]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__me_rs2) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2))) {
	++(vlSymsp->__Vcoverage[512]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rs2)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__me_rs2)));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__me_mem_read) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_read)) {
	++(vlSymsp->__Vcoverage[582]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_read 
	    = vlTOPp->adam_riscv__DOT__me_mem_read;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__me_mem_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_write)) {
	++(vlSymsp->__Vcoverage[584]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_write 
	    = vlTOPp->adam_riscv__DOT__me_mem_write;
    }
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w 
	= ((((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
	     & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	    & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	       == (IData)(vlTOPp->adam_riscv__DOT__me_rs2))) 
	   & (IData)(vlTOPp->adam_riscv__DOT__me_mem_write));
    if ((1U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[545]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[546]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[547]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[548]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[549]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[550]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[551]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[552]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[553]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[554]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[555]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[556]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[557]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[558]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[559]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[560]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[561]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[562]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[563]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[564]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[565]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[566]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[567]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[568]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[569]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[570]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[571]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[572]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[573]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[574]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[575]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o))) {
	++(vlSymsp->__Vcoverage[576]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_alu_o) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_alu_o));
    }
    vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	= (((IData)(vlTOPp->adam_riscv__DOT__me_mem_read) 
	    & (~ (IData)(vlTOPp->adam_riscv__DOT__me_mem_write)))
	    ? ((vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
		[(0x3ffU & ((IData)(3U) + vlTOPp->adam_riscv__DOT__me_alu_o))] 
		<< 0x18U) | ((vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
			      [(0x3ffU & ((IData)(2U) 
					  + vlTOPp->adam_riscv__DOT__me_alu_o))] 
			      << 0x10U) | ((vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
					    [(0x3ffU 
					      & ((IData)(1U) 
						 + vlTOPp->adam_riscv__DOT__me_alu_o))] 
					    << 8U) 
					   | vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data
					   [(0x3ffU 
					     & vlTOPp->adam_riscv__DOT__me_alu_o)])))
	    : 0U);
    if (((IData)(vlTOPp->adam_riscv__DOT__me_regs_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_write)) {
	++(vlSymsp->__Vcoverage[585]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_regs_write 
	    = vlTOPp->adam_riscv__DOT__me_regs_write;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[577]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (1U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[578]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (2U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[579]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (4U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[580]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (8U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_rd))) {
	++(vlSymsp->__Vcoverage[581]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_rd = 
	    ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__me_rd)) 
	     | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__me_rd)));
    }
    // ALWAYS at obj_dir/../AdamRiscv/reg_id_ex.v:46
    if ((1U & ((~ (IData)(vlTOPp->rst)) | (IData)(vlTOPp->adam_riscv__DOT__br_ctrl)))) {
	++(vlSymsp->__Vcoverage[748]);
	vlTOPp->adam_riscv__DOT__ex_pc = 0U;
	__Vdly__adam_riscv__DOT__ex_regs_data1 = 0U;
	__Vdly__adam_riscv__DOT__ex_regs_data2 = 0U;
	__Vdly__adam_riscv__DOT__ex_imm = 0U;
	vlTOPp->adam_riscv__DOT__ex_func3_code = 0U;
	vlTOPp->adam_riscv__DOT__ex_func7_code = 0U;
	vlTOPp->adam_riscv__DOT__ex_rd = 0U;
	vlTOPp->adam_riscv__DOT__ex_br = 0U;
	vlTOPp->adam_riscv__DOT__ex_mem_read = 0U;
	vlTOPp->adam_riscv__DOT__ex_mem2reg = 0U;
	__Vdly__adam_riscv__DOT__ex_alu_op = 0U;
	vlTOPp->adam_riscv__DOT__ex_mem_write = 0U;
	vlTOPp->adam_riscv__DOT__ex_alu_src1 = 0U;
	vlTOPp->adam_riscv__DOT__ex_alu_src2 = 0U;
	vlTOPp->adam_riscv__DOT__ex_br_addr_mode = 0U;
	vlTOPp->adam_riscv__DOT__ex_regs_write = 0U;
	vlTOPp->adam_riscv__DOT__ex_rs1 = 0U;
	vlTOPp->adam_riscv__DOT__ex_rs2 = 0U;
    } else {
	++(vlSymsp->__Vcoverage[749]);
	vlTOPp->adam_riscv__DOT__ex_pc = vlTOPp->adam_riscv__DOT__id_pc;
	__Vdly__adam_riscv__DOT__ex_regs_data1 = vlTOPp->adam_riscv__DOT__id_regs_data1;
	__Vdly__adam_riscv__DOT__ex_regs_data2 = vlTOPp->adam_riscv__DOT__id_regs_data2;
	__Vdly__adam_riscv__DOT__ex_imm = vlTOPp->adam_riscv__DOT__id_imm;
	vlTOPp->adam_riscv__DOT__ex_func3_code = (7U 
						  & (vlTOPp->adam_riscv__DOT__id_inst 
						     >> 0xcU));
	vlTOPp->adam_riscv__DOT__ex_func7_code = (1U 
						  & (vlTOPp->adam_riscv__DOT__id_inst 
						     >> 0x1eU));
	vlTOPp->adam_riscv__DOT__ex_rd = (0x1fU & (vlTOPp->adam_riscv__DOT__id_inst 
						   >> 7U));
	vlTOPp->adam_riscv__DOT__ex_br = vlTOPp->adam_riscv__DOT__id_br;
	vlTOPp->adam_riscv__DOT__ex_mem_read = vlTOPp->adam_riscv__DOT__id_mem_read;
	vlTOPp->adam_riscv__DOT__ex_mem2reg = vlTOPp->adam_riscv__DOT__id_mem2reg;
	__Vdly__adam_riscv__DOT__ex_alu_op = vlTOPp->adam_riscv__DOT__id_alu_op;
	vlTOPp->adam_riscv__DOT__ex_mem_write = vlTOPp->adam_riscv__DOT__id_mem_write;
	vlTOPp->adam_riscv__DOT__ex_alu_src1 = vlTOPp->adam_riscv__DOT__id_alu_src1;
	vlTOPp->adam_riscv__DOT__ex_alu_src2 = vlTOPp->adam_riscv__DOT__id_alu_src2;
	vlTOPp->adam_riscv__DOT__ex_br_addr_mode = vlTOPp->adam_riscv__DOT__id_br_addr_mode;
	vlTOPp->adam_riscv__DOT__ex_regs_write = vlTOPp->adam_riscv__DOT__id_regs_write;
	vlTOPp->adam_riscv__DOT__ex_rs1 = (0x1fU & 
					   (vlTOPp->adam_riscv__DOT__id_inst 
					    >> 0xfU));
	vlTOPp->adam_riscv__DOT__ex_rs2 = (0x1fU & 
					   (vlTOPp->adam_riscv__DOT__id_inst 
					    >> 0x14U));
    }
    VL_WRITEF("ex_regs_data1: %x\n",32,vlTOPp->adam_riscv__DOT__ex_regs_data1);
    VL_WRITEF("ex_regs_data2: %x\n",32,vlTOPp->adam_riscv__DOT__ex_regs_data2);
    VL_WRITEF("ex_imm: %x\n",32,vlTOPp->adam_riscv__DOT__ex_imm);
    VL_WRITEF("ex_alu_op: %x\n",3,vlTOPp->adam_riscv__DOT__ex_alu_op);
    if ((1U & (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
		 ? 1U : 0U) ^ vlTOPp->adam_riscv__DOT____Vtogcov__forward_data))) {
	++(vlSymsp->__Vcoverage[621]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forward_data 
	    = (1U & ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
		      ? 1U : 0U));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__hazard_data_w)) {
	++(vlSymsp->__Vcoverage[1037]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__hazard_data_w 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w;
    }
    vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	= ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
		   ? 1U : 0U)) ? vlTOPp->adam_riscv__DOT__w_regs_data
	    : vlTOPp->adam_riscv__DOT__me_regs_data2);
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[995]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[996]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[997]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[998]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[999]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1000]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1001]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1002]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1003]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1004]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1005]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1006]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1007]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1008]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1009]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1010]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1011]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1012]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1013]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1014]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1015]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1016]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1017]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1018]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1019]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1020]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1021]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1022]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1023]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1024]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1025]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem))) {
	++(vlSymsp->__Vcoverage[1026]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem));
    }
    vlTOPp->adam_riscv__DOT__me_mem_data = ((0U == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
					     ? ((0xffffff00U 
						 & (VL_NEGATE_I((IData)(
									(1U 
									 & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
									    >> 7U)))) 
						    << 8U)) 
						| (0xffU 
						   & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem))
					     : ((1U 
						 == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						 ? 
						((0xffff0000U 
						  & (VL_NEGATE_I((IData)(
									 (1U 
									  & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem 
									     >> 7U)))) 
						     << 0x10U)) 
						 | (0xffffU 
						    & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem))
						 : 
						((4U 
						  == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						  ? 
						 (0xffU 
						  & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem)
						  : 
						 ((5U 
						   == (IData)(vlTOPp->adam_riscv__DOT__me_func3_code))
						   ? 
						  (0xffffU 
						   & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem)
						   : vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__r_data_mem))));
    vlTOPp->adam_riscv__DOT__id_pc = __Vdly__adam_riscv__DOT__id_pc;
    vlTOPp->adam_riscv__DOT__ex_alu_op = __Vdly__adam_riscv__DOT__ex_alu_op;
    vlTOPp->adam_riscv__DOT__ex_imm = __Vdly__adam_riscv__DOT__ex_imm;
    vlTOPp->adam_riscv__DOT__ex_regs_data2 = __Vdly__adam_riscv__DOT__ex_regs_data2;
    vlTOPp->adam_riscv__DOT__id_inst = __Vdly__adam_riscv__DOT__id_inst;
    vlTOPp->adam_riscv__DOT__ex_regs_data1 = __Vdly__adam_riscv__DOT__ex_regs_data1;
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[963]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[964]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[965]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[966]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[967]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[968]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[969]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[970]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[971]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[972]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[973]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[974]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[975]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[976]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[977]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[978]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[979]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[980]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[981]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[982]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[983]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[984]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[985]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[986]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[987]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[988]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[989]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[990]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[991]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[992]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[993]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem 
			^ vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem))) {
	++(vlSymsp->__Vcoverage[994]);
	vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_mem__DOT__w_data_mem));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[586]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (1U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[587]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (2U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[588]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (4U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__me_mem_data 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[589]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (8U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[590]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[591]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[592]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[593]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[594]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[595]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[596]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[597]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[598]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[599]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[600]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[601]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[602]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[603]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[604]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[605]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[606]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[607]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[608]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[609]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[610]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[611]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[612]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[613]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[614]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[615]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[616]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__me_mem_data 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data))) {
	++(vlSymsp->__Vcoverage[617]);
	vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__me_mem_data) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__me_mem_data));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem2reg)) {
	++(vlSymsp->__Vcoverage[461]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem2reg 
	    = vlTOPp->adam_riscv__DOT__ex_mem2reg;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_mem_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_write)) {
	++(vlSymsp->__Vcoverage[465]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_write 
	    = vlTOPp->adam_riscv__DOT__ex_mem_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_regs_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_write)) {
	++(vlSymsp->__Vcoverage[471]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_write 
	    = vlTOPp->adam_riscv__DOT__ex_regs_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_br) ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_br)) {
	++(vlSymsp->__Vcoverage[459]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_br = vlTOPp->adam_riscv__DOT__ex_br;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_mem_read) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_read)) {
	++(vlSymsp->__Vcoverage[460]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_mem_read 
	    = vlTOPp->adam_riscv__DOT__ex_mem_read;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[454]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[455]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[456]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[457]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (8U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd))) {
	++(vlSymsp->__Vcoverage[458]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd = 
	    ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rd)) 
	     | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__ex_rd)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[132]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (1U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[133]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (2U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[134]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (4U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[135]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (8U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[136]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x10U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[137]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x20U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[138]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x40U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[139]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x80U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[140]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x100U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[141]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x200U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[142]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x400U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[143]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x800U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[144]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x1000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[145]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x2000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[146]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x4000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[147]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x8000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[148]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x10000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[149]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x20000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[150]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x40000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[151]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x80000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[152]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x100000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[153]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x200000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[154]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x400000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[155]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x800000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[156]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x1000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[157]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x2000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[158]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x4000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[159]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x8000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[160]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x10000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[161]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x20000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[162]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x40000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_pc))) {
	++(vlSymsp->__Vcoverage[163]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_pc = 
	    ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_pc) 
	     | (0x80000000U & vlTOPp->adam_riscv__DOT__id_pc));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func7_code)) {
	++(vlSymsp->__Vcoverage[453]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func7_code 
	    = vlTOPp->adam_riscv__DOT__ex_func7_code;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op))) {
	++(vlSymsp->__Vcoverage[462]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op))) {
	++(vlSymsp->__Vcoverage[463]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op))) {
	++(vlSymsp->__Vcoverage[464]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_op)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code))) {
	++(vlSymsp->__Vcoverage[450]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code))) {
	++(vlSymsp->__Vcoverage[451]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_func3_code) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code))) {
	++(vlSymsp->__Vcoverage[452]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_func3_code)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code)));
    }
    // ALWAYS at obj_dir/../AdamRiscv/alu_control.v:10
    if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
	if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
	    ++(vlSymsp->__Vcoverage[949]);
	    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
	} else {
	    if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
		++(vlSymsp->__Vcoverage[949]);
		vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
	    } else {
		++(vlSymsp->__Vcoverage[948]);
		vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xdU;
	    }
	}
    } else {
	if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
	    if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
		++(vlSymsp->__Vcoverage[947]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[945]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 7U;
			} else {
			    ++(vlSymsp->__Vcoverage[944]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 8U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[943]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl 
				= ((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code)
				    ? ((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code)
				        ? 4U : 0xfU)
				    : 3U);
			} else {
			    ++(vlSymsp->__Vcoverage[942]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 9U;
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[941]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 6U;
			} else {
			    ++(vlSymsp->__Vcoverage[940]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 5U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[939]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl 
				= ((IData)(vlTOPp->adam_riscv__DOT__ex_func7_code)
				    ? 0xfU : 2U);
			} else {
			    ++(vlSymsp->__Vcoverage[938]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			}
		    }
		}
	    } else {
		++(vlSymsp->__Vcoverage[937]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[936]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[935]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 7U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[936]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[934]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 8U;
			    }
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[933]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 4U;
			    } else {
				++(vlSymsp->__Vcoverage[932]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 3U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[936]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[931]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 9U;
			    }
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[936]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[930]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 6U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[936]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[929]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 5U;
			    }
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[936]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
			    } else {
				++(vlSymsp->__Vcoverage[928]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 2U;
			    }
			} else {
			    if (vlTOPp->adam_riscv__DOT__ex_func7_code) {
				++(vlSymsp->__Vcoverage[927]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 1U;
			    } else {
				++(vlSymsp->__Vcoverage[926]);
				vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
			    }
			}
		    }
		}
	    }
	} else {
	    if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_op))) {
		++(vlSymsp->__Vcoverage[925]);
		if ((4U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			++(vlSymsp->__Vcoverage[924]);
			vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xfU;
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[923]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xcU;
			} else {
			    ++(vlSymsp->__Vcoverage[922]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 6U;
			}
		    }
		} else {
		    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[921]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xbU;
			} else {
			    ++(vlSymsp->__Vcoverage[920]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 5U;
			}
		    } else {
			if ((1U & (IData)(vlTOPp->adam_riscv__DOT__ex_func3_code))) {
			    ++(vlSymsp->__Vcoverage[919]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0xaU;
			} else {
			    ++(vlSymsp->__Vcoverage[918]);
			    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 1U;
			}
		    }
		}
	    } else {
		++(vlSymsp->__Vcoverage[917]);
		vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = 0U;
	    }
	}
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__ex_br_addr_mode) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_br_addr_mode)) {
	++(vlSymsp->__Vcoverage[470]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_br_addr_mode 
	    = vlTOPp->adam_riscv__DOT__ex_br_addr_mode;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1))) {
	++(vlSymsp->__Vcoverage[466]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1))) {
	++(vlSymsp->__Vcoverage[467]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2))) {
	++(vlSymsp->__Vcoverage[468]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2))) {
	++(vlSymsp->__Vcoverage[469]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_src2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[418]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[419]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[420]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[421]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[422]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[423]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[424]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[425]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[426]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[427]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[428]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[429]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[430]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[431]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[432]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[433]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[434]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[435]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[436]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[437]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[438]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[439]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[440]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[441]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[442]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[443]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[444]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[445]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[446]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[447]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[448]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm))) {
	++(vlSymsp->__Vcoverage[449]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_imm) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_imm));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[322]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (1U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[323]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (2U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[324]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (4U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[325]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (8U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[326]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x10U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[327]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x20U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[328]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x40U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[329]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x80U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[330]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x100U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[331]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x200U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[332]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x400U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_pc ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[333]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x800U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[334]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x1000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[335]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x2000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[336]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x4000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[337]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x8000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[338]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x10000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[339]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x20000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[340]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x40000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[341]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x80000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[342]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x100000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[343]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x200000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[344]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x400000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[345]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x800000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[346]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[347]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[348]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[349]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[350]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[351]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[352]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_pc 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc))) {
	++(vlSymsp->__Vcoverage[353]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc = 
	    ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_pc) 
	     | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_pc));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[386]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[387]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[388]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[389]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[390]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[391]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[392]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[393]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[394]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[395]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[396]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[397]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[398]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[399]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[400]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[401]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[402]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[403]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[404]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[405]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[406]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[407]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[408]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[409]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[410]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[411]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[412]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[413]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[414]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[415]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[416]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2))) {
	++(vlSymsp->__Vcoverage[417]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data2) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_regs_data2));
    }
    // ALWAYS at obj_dir/../AdamRiscv/imm_gen.v:13
    if (VL_UNLIKELY((0x63U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))) {
	++(vlSymsp->__Vcoverage[747]);
	VL_WRITEF("imm_branch : %x\n",32,((0xfffff000U 
					   & (VL_NEGATE_I((IData)(
								  (1U 
								   & (vlTOPp->adam_riscv__DOT__id_inst 
								      >> 0x1fU)))) 
					      << 0xcU)) 
					  | ((0x800U 
					      & (vlTOPp->adam_riscv__DOT__id_inst 
						 << 4U)) 
					     | ((0x7e0U 
						 & (vlTOPp->adam_riscv__DOT__id_inst 
						    >> 0x14U)) 
						| (0x1eU 
						   & (vlTOPp->adam_riscv__DOT__id_inst 
						      >> 7U))))));
    }
    if ((1U & ((vlTOPp->adam_riscv__DOT__id_inst >> 0x1eU) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_func7_code))) {
	++(vlSymsp->__Vcoverage[298]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_func7_code 
	    = (1U & (vlTOPp->adam_riscv__DOT__id_inst 
		     >> 0x1eU));
    }
    if ((1U & (((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		 ? 1U : 0U) ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_read))) {
	++(vlSymsp->__Vcoverage[731]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_read 
	    = (1U & ((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		      ? 1U : 0U));
    }
    if ((1U & (((0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		 ? 1U : 0U) ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_write))) {
	++(vlSymsp->__Vcoverage[736]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_write 
	    = (1U & ((0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		      ? 1U : 0U));
    }
    if (((0x67U != (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br_addr_mode)) {
	++(vlSymsp->__Vcoverage[741]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br_addr_mode 
	    = (0x67U != (0x7fU & vlTOPp->adam_riscv__DOT__id_inst));
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br = 
	(1U & ((((0x63U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		 | (0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		| (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	        ? 1U : 0U));
    if ((1U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[100]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[101]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[102]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_inst ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[103]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[104]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[105]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[106]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_inst 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[107]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[108]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[109]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[110]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_inst 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[111]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[112]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[113]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[114]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_inst 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[115]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[116]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[117]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[118]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_inst 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[119]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[120]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[121]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[122]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_inst 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[123]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[124]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[125]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[126]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_inst 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[127]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[128]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[129]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[130]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_inst 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_inst))) {
	++(vlSymsp->__Vcoverage[131]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_inst 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_inst) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_inst));
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1 
	= ((((0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	     | (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	    ? 2U : ((0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		     ? 1U : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2 
	= ((((((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	       | (0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	      | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	     | (0x13U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | (0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	    ? 1U : (((0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		     | (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
		     ? 2U : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__regs_write 
	= (1U & ((((((((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
		       | (0x33U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		      | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		     | (0x13U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		    | (0x67U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		   | (0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
		  | (0x6fU == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
		  ? 1U : 0U));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op 
	= (((((3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)) 
	      | (0x23U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	     | (0x37U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))) 
	    | (0x17U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
	    ? 0U : ((0x63U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
		     ? 1U : ((0x33U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst))
			      ? 2U : ((0x13U == (0x7fU 
						 & vlTOPp->adam_riscv__DOT__id_inst))
				       ? 3U : (((0x67U 
						 == 
						 (0x7fU 
						  & vlTOPp->adam_riscv__DOT__id_inst)) 
						| (0x6fU 
						   == 
						   (0x7fU 
						    & vlTOPp->adam_riscv__DOT__id_inst)))
					        ? 4U
					        : 7U)))));
    vlTOPp->adam_riscv__DOT__stall = ((IData)(vlTOPp->adam_riscv__DOT__ex_mem_read) 
				      & (((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
					  == (0x1fU 
					      & (vlTOPp->adam_riscv__DOT__id_inst 
						 >> 0xfU))) 
					 | ((IData)(vlTOPp->adam_riscv__DOT__ex_rd) 
					    == (0x1fU 
						& (vlTOPp->adam_riscv__DOT__id_inst 
						   >> 0x14U)))));
    vlTOPp->adam_riscv__DOT__id_imm = ((((3U == (0x7fU 
						 & vlTOPp->adam_riscv__DOT__id_inst)) 
					 | (0x13U == 
					    (0x7fU 
					     & vlTOPp->adam_riscv__DOT__id_inst))) 
					| (0x67U == 
					   (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
				        ? ((0xfffff000U 
					    & (VL_NEGATE_I((IData)(
								   (1U 
								    & (vlTOPp->adam_riscv__DOT__id_inst 
								       >> 0x1fU)))) 
					       << 0xcU)) 
					   | (0xfffU 
					      & (vlTOPp->adam_riscv__DOT__id_inst 
						 >> 0x14U)))
				        : ((0x23U == 
					    (0x7fU 
					     & vlTOPp->adam_riscv__DOT__id_inst))
					    ? ((0xfffff000U 
						& (VL_NEGATE_I((IData)(
								       (1U 
									& (vlTOPp->adam_riscv__DOT__id_inst 
									   >> 0x1fU)))) 
						   << 0xcU)) 
					       | ((0xfe0U 
						   & (vlTOPp->adam_riscv__DOT__id_inst 
						      >> 0x14U)) 
						  | (0x1fU 
						     & (vlTOPp->adam_riscv__DOT__id_inst 
							>> 7U))))
					    : ((0x63U 
						== 
						(0x7fU 
						 & vlTOPp->adam_riscv__DOT__id_inst))
					        ? (
						   (0xfffff000U 
						    & (VL_NEGATE_I((IData)(
									   (1U 
									    & (vlTOPp->adam_riscv__DOT__id_inst 
									       >> 0x1fU)))) 
						       << 0xcU)) 
						   | ((0x800U 
						       & (vlTOPp->adam_riscv__DOT__id_inst 
							  << 4U)) 
						      | ((0x7e0U 
							  & (vlTOPp->adam_riscv__DOT__id_inst 
							     >> 0x14U)) 
							 | (0x1eU 
							    & (vlTOPp->adam_riscv__DOT__id_inst 
							       >> 7U)))))
					        : (
						   ((0x37U 
						     == 
						     (0x7fU 
						      & vlTOPp->adam_riscv__DOT__id_inst)) 
						    | (0x17U 
						       == 
						       (0x7fU 
							& vlTOPp->adam_riscv__DOT__id_inst)))
						    ? 
						   (0xfffff000U 
						    & vlTOPp->adam_riscv__DOT__id_inst)
						    : 
						   ((0x6fU 
						     == 
						     (0x7fU 
						      & vlTOPp->adam_riscv__DOT__id_inst))
						     ? 
						    ((0xfff00000U 
						      & (VL_NEGATE_I((IData)(
									     (1U 
									      & (vlTOPp->adam_riscv__DOT__id_inst 
										>> 0x1fU)))) 
							 << 0x14U)) 
						     | ((0xff000U 
							 & vlTOPp->adam_riscv__DOT__id_inst) 
							| ((0x800U 
							    & (vlTOPp->adam_riscv__DOT__id_inst 
							       >> 9U)) 
							   | (0x7feU 
							      & (vlTOPp->adam_riscv__DOT__id_inst 
								 >> 0x14U)))))
						     : 0U)))));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a 
	= (((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	      == (0x1fU & (vlTOPp->adam_riscv__DOT__id_inst 
			   >> 0xfU))));
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b 
	= (((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	      == (0x1fU & (vlTOPp->adam_riscv__DOT__id_inst 
			   >> 0x14U))));
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[354]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[355]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[356]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[357]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[358]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[359]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[360]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[361]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[362]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[363]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[364]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[365]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[366]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[367]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[368]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[369]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[370]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[371]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[372]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[373]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[374]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[375]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[376]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[377]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[378]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[379]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[380]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[381]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[382]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[383]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[384]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1))) {
	++(vlSymsp->__Vcoverage[385]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_regs_data1) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_regs_data1));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	= ((IData)(vlTOPp->adam_riscv__DOT__ex_br_addr_mode)
	    ? vlTOPp->adam_riscv__DOT__ex_pc : vlTOPp->adam_riscv__DOT__ex_regs_data1);
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[312]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[313]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[314]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[315]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs1) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1))) {
	++(vlSymsp->__Vcoverage[316]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs1)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    }
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a 
	= (((IData)(vlTOPp->adam_riscv__DOT__me_regs_write) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__me_rd))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	      == (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a 
	= (((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	      == (IData)(vlTOPp->adam_riscv__DOT__ex_rs1)));
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[317]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x1eU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[318]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x1dU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[319]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x1bU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[320]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0x17U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    if ((0x10U & ((IData)(vlTOPp->adam_riscv__DOT__ex_rs2) 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2))) {
	++(vlSymsp->__Vcoverage[321]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2 
	    = ((0xfU & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__ex_rs2)) 
	       | (0x10U & (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    }
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b 
	= (((IData)(vlTOPp->adam_riscv__DOT__me_regs_write) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__me_rd))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__me_rd) 
	      == (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b 
	= (((IData)(vlTOPp->adam_riscv__DOT__w_regs_en) 
	    & (0U != (IData)(vlTOPp->adam_riscv__DOT__w_regs_addr))) 
	   & ((IData)(vlTOPp->adam_riscv__DOT__w_regs_addr) 
	      == (IData)(vlTOPp->adam_riscv__DOT__ex_rs2)));
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[750]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((0xeU & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[751]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((0xdU & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[752]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((0xbU & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if ((8U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl))) {
	++(vlSymsp->__Vcoverage[753]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl 
	    = ((7U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl)) 
	       | (8U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br)) {
	++(vlSymsp->__Vcoverage[730]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1))) {
	++(vlSymsp->__Vcoverage[737]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1))) {
	++(vlSymsp->__Vcoverage[738]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2))) {
	++(vlSymsp->__Vcoverage[739]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2))) {
	++(vlSymsp->__Vcoverage[740]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2)));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__regs_write) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__regs_write)) {
	++(vlSymsp->__Vcoverage[742]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__regs_write 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__regs_write;
    }
    vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg 
	= (1U & (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__regs_write) 
		  & (3U == (0x7fU & vlTOPp->adam_riscv__DOT__id_inst)))
		  ? 1U : 0U));
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op))) {
	++(vlSymsp->__Vcoverage[733]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op))) {
	++(vlSymsp->__Vcoverage[734]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op) 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op))) {
	++(vlSymsp->__Vcoverage[735]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__stall) ^ vlTOPp->adam_riscv__DOT____Vtogcov__stall)) {
	++(vlSymsp->__Vcoverage[35]);
	vlTOPp->adam_riscv__DOT____Vtogcov__stall = vlTOPp->adam_riscv__DOT__stall;
    }
    vlTOPp->adam_riscv__DOT__id_br = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
					     ? 0U : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__br)));
    vlTOPp->adam_riscv__DOT__id_mem_read = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : 
						  (1U 
						   & ((3U 
						       == 
						       (0x7fU 
							& vlTOPp->adam_riscv__DOT__id_inst))
						       ? 1U
						       : 0U))));
    vlTOPp->adam_riscv__DOT__id_mem_write = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						    ? 0U
						    : 
						   (1U 
						    & ((0x23U 
							== 
							(0x7fU 
							 & vlTOPp->adam_riscv__DOT__id_inst))
						        ? 1U
						        : 0U))));
    vlTOPp->adam_riscv__DOT__id_br_addr_mode = (1U 
						& ((IData)(vlTOPp->adam_riscv__DOT__stall)
						    ? 0U
						    : 
						   (0x67U 
						    != 
						    (0x7fU 
						     & vlTOPp->adam_riscv__DOT__id_inst))));
    vlTOPp->adam_riscv__DOT__id_regs_write = (1U & 
					      ((IData)(vlTOPp->adam_riscv__DOT__stall)
					        ? 0U
					        : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__regs_write)));
    vlTOPp->adam_riscv__DOT__id_alu_src1 = (3U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src1)));
    vlTOPp->adam_riscv__DOT__id_alu_src2 = (3U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						   ? 0U
						   : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_src2)));
    vlTOPp->adam_riscv__DOT__id_alu_op = (7U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						 ? 0U
						 : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__alu_op)));
    if ((1U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[266]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[267]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[268]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[269]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[270]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[271]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[272]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_imm ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[273]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[274]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[275]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[276]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_imm 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[277]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[278]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[279]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[280]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_imm 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[281]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[282]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[283]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[284]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_imm 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[285]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[286]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[287]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[288]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_imm 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[289]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[290]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[291]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[292]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_imm 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[293]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[294]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[295]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[296]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_imm 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_imm))) {
	++(vlSymsp->__Vcoverage[297]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_imm 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_imm) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_imm));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_a)) {
	++(vlSymsp->__Vcoverage[743]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_a 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a;
    }
    vlTOPp->adam_riscv__DOT__id_regs_data1 = ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a)
					       ? vlTOPp->adam_riscv__DOT__w_regs_data
					       : vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file
					      [(0x1fU 
						& (vlTOPp->adam_riscv__DOT__id_inst 
						   >> 0xfU))]);
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_b)) {
	++(vlSymsp->__Vcoverage[744]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_b 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b;
    }
    vlTOPp->adam_riscv__DOT__id_regs_data2 = ((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b)
					       ? vlTOPp->adam_riscv__DOT__w_regs_data
					       : vlTOPp->adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file
					      [(0x1fU 
						& (vlTOPp->adam_riscv__DOT__id_inst 
						   >> 0x14U))]);
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[883]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[884]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[885]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[886]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[887]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[888]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[889]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[890]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[891]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[892]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[893]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[894]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[895]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[896]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[897]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[898]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[899]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[900]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[901]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[902]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[903]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[904]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[905]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[906]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[907]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[908]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[909]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[910]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[911]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[912]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[913]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A))) {
	++(vlSymsp->__Vcoverage[914]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A));
    }
    vlTOPp->adam_riscv__DOT__br_addr = (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A 
					+ vlTOPp->adam_riscv__DOT__ex_imm);
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_a)) {
	++(vlSymsp->__Vcoverage[1033]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_a 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_a)) {
	++(vlSymsp->__Vcoverage[1035]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_a 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a;
    }
    vlTOPp->adam_riscv__DOT__forwardA = ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a)
					  ? 2U : ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a)
						   ? 1U
						   : 0U));
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_b)) {
	++(vlSymsp->__Vcoverage[1034]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_b 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b) 
	 ^ vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_b)) {
	++(vlSymsp->__Vcoverage[1036]);
	vlTOPp->adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_b 
	    = vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b;
    }
    vlTOPp->adam_riscv__DOT__forwardB = ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b)
					  ? 2U : ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b)
						   ? 1U
						   : 0U));
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem2reg)) {
	++(vlSymsp->__Vcoverage[732]);
	vlTOPp->adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem2reg 
	    = vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg;
    }
    vlTOPp->adam_riscv__DOT__id_mem2reg = (1U & ((IData)(vlTOPp->adam_riscv__DOT__stall)
						  ? 0U
						  : (IData)(vlTOPp->adam_riscv__DOT__u_stage_id__DOT__mem2reg)));
    if (((IData)(vlTOPp->adam_riscv__DOT__id_br) ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_br)) {
	++(vlSymsp->__Vcoverage[299]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_br = vlTOPp->adam_riscv__DOT__id_br;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_mem_read) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_read)) {
	++(vlSymsp->__Vcoverage[300]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_read 
	    = vlTOPp->adam_riscv__DOT__id_mem_read;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_mem_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_write)) {
	++(vlSymsp->__Vcoverage[305]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_mem_write 
	    = vlTOPp->adam_riscv__DOT__id_mem_write;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_br_addr_mode) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_br_addr_mode)) {
	++(vlSymsp->__Vcoverage[310]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_br_addr_mode 
	    = vlTOPp->adam_riscv__DOT__id_br_addr_mode;
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__id_regs_write) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_write)) {
	++(vlSymsp->__Vcoverage[311]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_write 
	    = vlTOPp->adam_riscv__DOT__id_regs_write;
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1))) {
	++(vlSymsp->__Vcoverage[306]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src1)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src1) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1))) {
	++(vlSymsp->__Vcoverage[307]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src1)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src1)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2))) {
	++(vlSymsp->__Vcoverage[308]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src2)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_src2) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2))) {
	++(vlSymsp->__Vcoverage[309]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_src2)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_src2)));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op))) {
	++(vlSymsp->__Vcoverage[302]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op 
	    = ((6U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_op)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op))) {
	++(vlSymsp->__Vcoverage[303]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op 
	    = ((5U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_op)));
    }
    if ((4U & ((IData)(vlTOPp->adam_riscv__DOT__id_alu_op) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op))) {
	++(vlSymsp->__Vcoverage[304]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op 
	    = ((3U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__id_alu_op)) 
	       | (4U & (IData)(vlTOPp->adam_riscv__DOT__id_alu_op)));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[202]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[203]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[204]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[205]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[206]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[207]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[208]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[209]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[210]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[211]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[212]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[213]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[214]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[215]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[216]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[217]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[218]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[219]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[220]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[221]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[222]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[223]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[224]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[225]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[226]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[227]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[228]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[229]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[230]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[231]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[232]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_regs_data1 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1))) {
	++(vlSymsp->__Vcoverage[233]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data1) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_regs_data1));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[234]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (1U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[235]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (2U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[236]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (4U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[237]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (8U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[238]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[239]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[240]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[241]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[242]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[243]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[244]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[245]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[246]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[247]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[248]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[249]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[250]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[251]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[252]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[253]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[254]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[255]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[256]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[257]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[258]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[259]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[260]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[261]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[262]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[263]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[264]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__id_regs_data2 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2))) {
	++(vlSymsp->__Vcoverage[265]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__id_regs_data2) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__id_regs_data2));
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[3]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (1U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[4]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (2U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[5]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (4U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__br_addr ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[6]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (8U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[7]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[8]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[9]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__br_addr 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[10]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[11]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[12]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[13]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__br_addr 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[14]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[15]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[16]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[17]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__br_addr 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[18]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[19]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[20]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[21]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__br_addr 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[22]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[23]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[24]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[25]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__br_addr 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[26]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[27]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[28]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[29]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__br_addr 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[30]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[31]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[32]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[33]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__br_addr 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__br_addr))) {
	++(vlSymsp->__Vcoverage[34]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_addr 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__br_addr) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__br_addr));
    }
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__forwardA) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardA))) {
	++(vlSymsp->__Vcoverage[504]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardA 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardA)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__forwardA)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__forwardA) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardA))) {
	++(vlSymsp->__Vcoverage[505]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardA 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardA)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__forwardA)));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardA))
	    ? vlTOPp->adam_riscv__DOT__me_alu_o : (
						   (1U 
						    == (IData)(vlTOPp->adam_riscv__DOT__forwardA))
						    ? vlTOPp->adam_riscv__DOT__w_regs_data
						    : vlTOPp->adam_riscv__DOT__ex_regs_data1));
    if ((1U & ((IData)(vlTOPp->adam_riscv__DOT__forwardB) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardB))) {
	++(vlSymsp->__Vcoverage[506]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardB 
	    = ((2U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardB)) 
	       | (1U & (IData)(vlTOPp->adam_riscv__DOT__forwardB)));
    }
    if ((2U & ((IData)(vlTOPp->adam_riscv__DOT__forwardB) 
	       ^ vlTOPp->adam_riscv__DOT____Vtogcov__forwardB))) {
	++(vlSymsp->__Vcoverage[507]);
	vlTOPp->adam_riscv__DOT____Vtogcov__forwardB 
	    = ((1U & (IData)(vlTOPp->adam_riscv__DOT____Vtogcov__forwardB)) 
	       | (2U & (IData)(vlTOPp->adam_riscv__DOT__forwardB)));
    }
    // ALWAYS at obj_dir/../AdamRiscv/forwarding.v:38
    if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardA)))) {
	++(vlSymsp->__Vcoverage[1038]);
	VL_WRITEF("forwardA! ex_hazard: %b, mem_hazard: %b\n",
		  1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a,
		  1,(IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a));
    } else {
	if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardB)))) {
	    VL_WRITEF("forwardB! ex_hazard: %b, mem_hazard: %b\n",
		      1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b,
		      1,(IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b));
	    ++(vlSymsp->__Vcoverage[1039]);
	} else {
	    if (VL_UNLIKELY((1U & ((IData)(vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w)
				    ? 1U : 0U)))) {
		VL_WRITEF("forward4store! hazard_data: %b\n",
			  1,vlTOPp->adam_riscv__DOT__u_forwarding__DOT__hazard_data_w);
		++(vlSymsp->__Vcoverage[1040]);
	    }
	}
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__forwardB))
	    ? vlTOPp->adam_riscv__DOT__me_alu_o : (
						   (1U 
						    == (IData)(vlTOPp->adam_riscv__DOT__forwardB))
						    ? vlTOPp->adam_riscv__DOT__w_regs_data
						    : vlTOPp->adam_riscv__DOT__ex_regs_data2));
    if (((IData)(vlTOPp->adam_riscv__DOT__id_mem2reg) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__id_mem2reg)) {
	++(vlSymsp->__Vcoverage[301]);
	vlTOPp->adam_riscv__DOT____Vtogcov__id_mem2reg 
	    = vlTOPp->adam_riscv__DOT__id_mem2reg;
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[786]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[787]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[788]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[789]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[790]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[791]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[792]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[793]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[794]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[795]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[796]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[797]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[798]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[799]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[800]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[801]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[802]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[803]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[804]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[805]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[806]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[807]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[808]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[809]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[810]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[811]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[812]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[813]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[814]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[815]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[816]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre))) {
	++(vlSymsp->__Vcoverage[817]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	= ((1U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1))
	    ? 0U : ((2U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src1))
		     ? vlTOPp->adam_riscv__DOT__ex_pc
		     : vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A_pre));
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[850]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[851]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[852]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[853]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[854]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[855]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[856]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[857]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[858]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[859]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[860]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[861]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[862]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[863]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[864]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[865]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[866]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[867]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[868]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[869]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[870]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[871]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[872]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[873]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[874]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[875]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[876]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[877]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[878]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[879]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[880]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre))) {
	++(vlSymsp->__Vcoverage[881]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	= ((2U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2))
	    ? 4U : ((1U == (IData)(vlTOPp->adam_riscv__DOT__ex_alu_src2))
		     ? vlTOPp->adam_riscv__DOT__ex_imm
		     : vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B_pre));
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[754]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[755]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[756]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[757]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[758]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[759]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[760]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[761]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[762]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[763]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[764]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[765]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[766]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[767]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[768]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[769]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[770]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[771]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[772]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[773]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[774]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[775]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[776]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[777]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[778]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[779]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[780]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[781]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[782]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[783]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[784]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A))) {
	++(vlSymsp->__Vcoverage[785]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A));
    }
    // ALWAYS at obj_dir/../AdamRiscv/stage_ex.v:58
    if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardA)))) {
	++(vlSymsp->__Vcoverage[915]);
	VL_WRITEF("forwardA! OP_A: %x\n",32,vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A);
    } else {
	if (VL_UNLIKELY((0U != (IData)(vlTOPp->adam_riscv__DOT__forwardB)))) {
	    VL_WRITEF("forwardB! OP_B: %x\n",32,vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
	    ++(vlSymsp->__Vcoverage[916]);
	}
    }
    if ((1U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[818]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (1U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[819]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (2U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[820]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (4U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
	       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[821]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (8U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[822]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[823]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[824]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		  ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[825]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[826]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[827]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[828]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[829]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[830]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[831]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[832]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		    ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[833]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[834]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[835]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[836]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		     ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[837]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[838]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[839]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[840]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		      ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[841]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[842]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[843]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[844]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
		       ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[845]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[846]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[847]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[848]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B 
			^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B))) {
	++(vlSymsp->__Vcoverage[849]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
    }
    // ALWAYS at obj_dir/../AdamRiscv/alu.v:15
    if ((8U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
	if ((4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		++(vlSymsp->__Vcoverage[960]);
		vlTOPp->adam_riscv__DOT__ex_alu_o = 0U;
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[952]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   + vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[956]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= ((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			    < vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		}
	    }
	} else {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[955]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (VL_LTS_III(1,32,32, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		} else {
		    ++(vlSymsp->__Vcoverage[953]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   - vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[954]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[951]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   | vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		}
	    }
	}
    } else {
	if ((4U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[950]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[956]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= ((vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			    < vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[955]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (VL_LTS_III(1,32,32, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B)
			    ? 1U : 0U);
		} else {
		    ++(vlSymsp->__Vcoverage[959]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= VL_SHIFTRS_III(32,32,5, vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A, 
					 (0x1fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
		}
	    }
	} else {
	    if ((2U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[958]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   >> (0x1fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
		} else {
		    ++(vlSymsp->__Vcoverage[957]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   << (0x1fU & vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B));
		}
	    } else {
		if ((1U & (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) {
		    ++(vlSymsp->__Vcoverage[953]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   - vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		} else {
		    ++(vlSymsp->__Vcoverage[952]);
		    vlTOPp->adam_riscv__DOT__ex_alu_o 
			= (vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_A 
			   + vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__op_B);
		}
	    }
	}
    }
    vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark 
	= (1U & ((0xdU == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))
		  ? 1U : ((((0xaU == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)) 
			    | (5U == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl))) 
			   | (6U == (IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl)))
			   ? (0U != vlTOPp->adam_riscv__DOT__ex_alu_o)
			   : (0U == vlTOPp->adam_riscv__DOT__ex_alu_o))));
    if ((1U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[472]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffffeU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (1U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((2U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[473]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffffdU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (2U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((4U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[474]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffffbU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (4U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((8U & (vlTOPp->adam_riscv__DOT__ex_alu_o ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[475]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffff7U & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (8U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x10U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[476]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffffefU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x10U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x20U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[477]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffffdfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x20U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x40U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[478]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffffbfU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x40U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x80U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		  ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[479]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffff7fU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x80U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x100U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[480]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffeffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x100U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x200U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[481]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffdffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x200U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x400U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[482]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffffbffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x400U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x800U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		   ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[483]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffff7ffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x800U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x1000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[484]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffefffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x1000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x2000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[485]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffdfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x2000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x4000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[486]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffffbfffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x4000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x8000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		    ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[487]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffff7fffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x8000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x10000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[488]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffeffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x10000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x20000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[489]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffdffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x20000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x40000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[490]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfffbffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x40000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x80000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		     ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[491]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfff7ffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x80000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x100000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[492]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffefffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x100000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x200000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[493]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffdfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x200000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x400000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[494]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xffbfffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x400000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x800000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		      ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[495]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xff7fffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x800000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x1000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[496]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfeffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x1000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x2000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[497]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfdffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x2000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x4000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[498]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xfbffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x4000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x8000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
		       ^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[499]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xf7ffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x8000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x10000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[500]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xefffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x10000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x20000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[501]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xdfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x20000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x40000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[502]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0xbfffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x40000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if ((0x80000000U & (vlTOPp->adam_riscv__DOT__ex_alu_o 
			^ vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o))) {
	++(vlSymsp->__Vcoverage[503]);
	vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o 
	    = ((0x7fffffffU & vlTOPp->adam_riscv__DOT____Vtogcov__ex_alu_o) 
	       | (0x80000000U & vlTOPp->adam_riscv__DOT__ex_alu_o));
    }
    if (((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark) 
	 ^ vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_mark)) {
	++(vlSymsp->__Vcoverage[882]);
	vlTOPp->adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_mark 
	    = vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark;
    }
    vlTOPp->adam_riscv__DOT__br_ctrl = ((IData)(vlTOPp->adam_riscv__DOT__u_stage_ex__DOT__br_mark) 
					& (IData)(vlTOPp->adam_riscv__DOT__ex_br));
    if (((IData)(vlTOPp->adam_riscv__DOT__br_ctrl) 
	 ^ vlTOPp->adam_riscv__DOT____Vtogcov__br_ctrl)) {
	++(vlSymsp->__Vcoverage[2]);
	vlTOPp->adam_riscv__DOT____Vtogcov__br_ctrl 
	    = vlTOPp->adam_riscv__DOT__br_ctrl;
    }
}

void Vadam_riscv::_eval(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_eval\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_combo__TOP__2(vlSymsp);
    if (((IData)(vlTOPp->clk) & (~ (IData)(vlTOPp->__Vclklast__TOP__clk)))) {
	vlTOPp->_sequent__TOP__4(vlSymsp);
	vlTOPp->__Vm_traceActivity = (2U | vlTOPp->__Vm_traceActivity);
    }
    // Final
    vlTOPp->__Vclklast__TOP__clk = vlTOPp->clk;
}

void Vadam_riscv::_eval_initial(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_eval_initial\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_initial__TOP__1(vlSymsp);
}

void Vadam_riscv::final() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::final\n"); );
    // Variables
    Vadam_riscv__Syms* __restrict vlSymsp = this->__VlSymsp;
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
}

void Vadam_riscv::_eval_settle(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_eval_settle\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->_settle__TOP__3(vlSymsp);
    vlTOPp->__Vm_traceActivity = (1U | vlTOPp->__Vm_traceActivity);
}

VL_INLINE_OPT QData Vadam_riscv::_change_request(Vadam_riscv__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_change_request\n"); );
    Vadam_riscv* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // Change detection
    QData __req = false;  // Logically a bool
    return __req;
}

#ifdef VL_DEBUG
void Vadam_riscv::_eval_debug_assertions() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_eval_debug_assertions\n"); );
    // Body
    if (VL_UNLIKELY((clk & 0xfeU))) {
	Verilated::overWidthError("clk");}
    if (VL_UNLIKELY((rst & 0xfeU))) {
	Verilated::overWidthError("rst");}
}
#endif // VL_DEBUG

void Vadam_riscv::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_ctor_var_reset\n"); );
    // Body
    clk = VL_RAND_RESET_I(1);
    rst = VL_RAND_RESET_I(1);
    adam_riscv__DOT__br_ctrl = VL_RAND_RESET_I(1);
    adam_riscv__DOT__br_addr = VL_RAND_RESET_I(32);
    adam_riscv__DOT__stall = VL_RAND_RESET_I(1);
    adam_riscv__DOT__if_pc = VL_RAND_RESET_I(32);
    adam_riscv__DOT__if_inst = VL_RAND_RESET_I(32);
    adam_riscv__DOT__id_inst = VL_RAND_RESET_I(32);
    adam_riscv__DOT__id_pc = VL_RAND_RESET_I(32);
    adam_riscv__DOT__w_regs_en = VL_RAND_RESET_I(1);
    adam_riscv__DOT__w_regs_addr = VL_RAND_RESET_I(5);
    adam_riscv__DOT__w_regs_data = VL_RAND_RESET_I(32);
    adam_riscv__DOT__id_regs_data1 = VL_RAND_RESET_I(32);
    adam_riscv__DOT__id_regs_data2 = VL_RAND_RESET_I(32);
    adam_riscv__DOT__id_imm = VL_RAND_RESET_I(32);
    adam_riscv__DOT__id_br = VL_RAND_RESET_I(1);
    adam_riscv__DOT__id_mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT__id_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT__id_alu_op = VL_RAND_RESET_I(3);
    adam_riscv__DOT__id_mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__id_alu_src1 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__id_alu_src2 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__id_br_addr_mode = VL_RAND_RESET_I(1);
    adam_riscv__DOT__id_regs_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_rs1 = VL_RAND_RESET_I(5);
    adam_riscv__DOT__ex_rs2 = VL_RAND_RESET_I(5);
    adam_riscv__DOT__ex_pc = VL_RAND_RESET_I(32);
    adam_riscv__DOT__ex_regs_data1 = VL_RAND_RESET_I(32);
    adam_riscv__DOT__ex_regs_data2 = VL_RAND_RESET_I(32);
    adam_riscv__DOT__ex_imm = VL_RAND_RESET_I(32);
    adam_riscv__DOT__ex_func3_code = VL_RAND_RESET_I(3);
    adam_riscv__DOT__ex_func7_code = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_rd = VL_RAND_RESET_I(5);
    adam_riscv__DOT__ex_br = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_alu_op = VL_RAND_RESET_I(3);
    adam_riscv__DOT__ex_mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_alu_src1 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__ex_alu_src2 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__ex_br_addr_mode = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_regs_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__ex_alu_o = VL_RAND_RESET_I(32);
    adam_riscv__DOT__forwardA = VL_RAND_RESET_I(2);
    adam_riscv__DOT__forwardB = VL_RAND_RESET_I(2);
    adam_riscv__DOT__me_rs2 = VL_RAND_RESET_I(5);
    adam_riscv__DOT__me_regs_data2 = VL_RAND_RESET_I(32);
    adam_riscv__DOT__me_alu_o = VL_RAND_RESET_I(32);
    adam_riscv__DOT__me_rd = VL_RAND_RESET_I(5);
    adam_riscv__DOT__me_mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT__me_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT__me_mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__me_regs_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__me_mem_data = VL_RAND_RESET_I(32);
    adam_riscv__DOT__me_func3_code = VL_RAND_RESET_I(3);
    adam_riscv__DOT__wb_mem_data = VL_RAND_RESET_I(32);
    adam_riscv__DOT__wb_alu_o = VL_RAND_RESET_I(32);
    adam_riscv__DOT__wb_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__clk = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__rst = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__br_ctrl = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__br_addr = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__stall = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__if_pc = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__if_inst = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__id_inst = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__id_pc = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__w_regs_en = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__w_regs_addr = VL_RAND_RESET_I(5);
    adam_riscv__DOT____Vtogcov__w_regs_data = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__id_regs_data1 = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__id_regs_data2 = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__id_imm = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__id_func7_code = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__id_br = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__id_mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__id_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__id_alu_op = VL_RAND_RESET_I(3);
    adam_riscv__DOT____Vtogcov__id_mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__id_alu_src1 = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__id_alu_src2 = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__id_br_addr_mode = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__id_regs_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_rs1 = VL_RAND_RESET_I(5);
    adam_riscv__DOT____Vtogcov__ex_rs2 = VL_RAND_RESET_I(5);
    adam_riscv__DOT____Vtogcov__ex_pc = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__ex_regs_data1 = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__ex_regs_data2 = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__ex_imm = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__ex_func3_code = VL_RAND_RESET_I(3);
    adam_riscv__DOT____Vtogcov__ex_func7_code = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_rd = VL_RAND_RESET_I(5);
    adam_riscv__DOT____Vtogcov__ex_br = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_alu_op = VL_RAND_RESET_I(3);
    adam_riscv__DOT____Vtogcov__ex_mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_alu_src1 = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__ex_alu_src2 = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__ex_br_addr_mode = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_regs_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__ex_alu_o = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__forwardA = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__forwardB = VL_RAND_RESET_I(2);
    adam_riscv__DOT____Vtogcov__me_rs2 = VL_RAND_RESET_I(5);
    adam_riscv__DOT____Vtogcov__me_regs_data2 = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__me_alu_o = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__me_rd = VL_RAND_RESET_I(5);
    adam_riscv__DOT____Vtogcov__me_mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__me_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__me_mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__me_regs_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__me_mem_data = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__me_func3_code = VL_RAND_RESET_I(3);
    adam_riscv__DOT____Vtogcov__forward_data = VL_RAND_RESET_I(1);
    adam_riscv__DOT____Vtogcov__wb_mem_data = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__wb_alu_o = VL_RAND_RESET_I(32);
    adam_riscv__DOT____Vtogcov__wb_mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT__pc_next = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_if__DOT__u_pc__DOT____Vtogcov__pc_next = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
	    adam_riscv__DOT__u_stage_if__DOT__inst_memory__DOT__inst[__Vi0] = VL_RAND_RESET_I(8);
    }}
    adam_riscv__DOT__u_stage_id__DOT__br = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__alu_op = VL_RAND_RESET_I(3);
    adam_riscv__DOT__u_stage_id__DOT__alu_src1 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__u_stage_id__DOT__alu_src2 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__u_stage_id__DOT__regs_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_read = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem2reg = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_op = VL_RAND_RESET_I(3);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__mem_write = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src1 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__alu_src2 = VL_RAND_RESET_I(2);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__br_addr_mode = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT____Vtogcov__regs_write = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
	    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__regs_file[__Vi0] = VL_RAND_RESET_I(32);
    }}
    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_a = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT__wb_hazard_b = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_a = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_id__DOT__u_regs__DOT____Vtogcov__wb_hazard_b = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_ex__DOT__alu_ctrl = VL_RAND_RESET_I(4);
    adam_riscv__DOT__u_stage_ex__DOT__op_A = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT__op_A_pre = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT__op_B = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT__op_B_pre = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT__br_mark = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_ex__DOT__br_addr_op_A = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__alu_ctrl = VL_RAND_RESET_I(4);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_A_pre = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__op_B_pre = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_mark = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_stage_ex__DOT____Vtogcov__br_addr_op_A = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_mem__DOT__w_data_mem = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_mem__DOT__r_data_mem = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__w_data_mem = VL_RAND_RESET_I(32);
    adam_riscv__DOT__u_stage_mem__DOT____Vtogcov__r_data_mem = VL_RAND_RESET_I(32);
    { int __Vi0=0; for (; __Vi0<1024; ++__Vi0) {
	    adam_riscv__DOT__u_stage_mem__DOT__u_data_memory__DOT__data[__Vi0] = VL_RAND_RESET_I(8);
    }}
    adam_riscv__DOT__u_forwarding__DOT__ex_hazard_a = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT__ex_hazard_b = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT__mem_hazard_a = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT__mem_hazard_b = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT__hazard_data_w = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_a = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT____Vtogcov__ex_hazard_b = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_a = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT____Vtogcov__mem_hazard_b = VL_RAND_RESET_I(1);
    adam_riscv__DOT__u_forwarding__DOT____Vtogcov__hazard_data_w = VL_RAND_RESET_I(1);
    __Vclklast__TOP__clk = VL_RAND_RESET_I(1);
    __Vm_traceActivity = VL_RAND_RESET_I(32);
}

void Vadam_riscv::_configure_coverage(Vadam_riscv__Syms* __restrict vlSymsp, bool first) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vadam_riscv::_configure_coverage\n"); );
    // Body
    if (0 && vlSymsp && first) {} // Prevent unused
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 7, 0, ".adam_riscv", "v_toggle/adam_riscv", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 8, 0, ".adam_riscv", "v_toggle/adam_riscv", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 11, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_ctrl");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 12, 0, ".adam_riscv", "v_toggle/adam_riscv", "br_addr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 13, 0, ".adam_riscv", "v_toggle/adam_riscv", "stall");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 14, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 15, 0, ".adam_riscv", "v_toggle/adam_riscv", "if_inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 16, 0, ".adam_riscv", "v_toggle/adam_riscv", "flush");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 17, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 18, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 20, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_en");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 21, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 21, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 21, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 21, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 21, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 22, 0, ".adam_riscv", "v_toggle/adam_riscv", "w_regs_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 23, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 24, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 25, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_imm[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 26, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 27, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 28, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 28, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 28, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 28, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 28, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 29, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 30, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 31, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 32, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 32, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 32, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 33, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 34, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 34, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 35, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 35, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 36, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 37, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 38, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 38, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 38, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 38, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 38, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 39, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 39, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 39, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 39, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 39, 0, ".adam_riscv", "v_toggle/adam_riscv", "id_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 40, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 40, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 40, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 40, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 40, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 41, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 41, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 41, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 41, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 41, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 42, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 43, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 44, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 45, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_imm[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 46, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 47, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 48, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 49, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 50, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 51, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 52, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 52, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 52, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 53, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 54, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 54, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 55, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 55, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 56, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 57, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 58, 0, ".adam_riscv", "v_toggle/adam_riscv", "ex_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 60, 0, ".adam_riscv", "v_toggle/adam_riscv", "forwardA[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 60, 0, ".adam_riscv", "v_toggle/adam_riscv", "forwardA[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 61, 0, ".adam_riscv", "v_toggle/adam_riscv", "forwardB[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 61, 0, ".adam_riscv", "v_toggle/adam_riscv", "forwardB[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 63, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 63, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 63, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 63, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 63, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 64, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 65, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 66, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 66, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 66, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 66, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 66, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 67, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[583]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 68, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 69, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 70, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[586]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[587]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[588]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[589]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[590]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[591]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[592]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[593]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[594]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[595]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[596]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[597]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[598]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[599]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[600]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[601]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[602]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[603]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[604]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[605]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[606]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[607]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[608]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[609]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[610]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[611]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[612]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[613]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[614]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[615]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[616]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[617]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 71, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_mem_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[620]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 72, 0, ".adam_riscv", "v_toggle/adam_riscv", "me_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[621]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 74, 0, ".adam_riscv", "v_toggle/adam_riscv", "forward_data");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[622]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[623]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[624]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[625]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[626]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[627]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[628]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[629]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[630]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[631]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[632]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[633]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[634]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[635]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[636]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[637]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[638]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[639]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[640]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[641]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[642]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[643]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[644]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[645]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[646]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[647]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[648]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[649]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[650]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[651]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[652]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[653]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 76, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[654]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[655]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[656]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[657]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[658]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[659]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[660]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[661]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[662]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[663]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[664]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[665]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[666]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[667]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[668]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[669]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[670]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[671]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[672]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[673]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[674]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[675]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[676]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[677]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[678]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[679]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[680]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[681]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[682]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[683]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[684]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[685]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 77, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[686]), first, "obj_dir/../AdamRiscv/adam_riscv.v", 78, 0, ".adam_riscv", "v_toggle/adam_riscv", "wb_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "obj_dir/../AdamRiscv/stage_if.v", 2, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "obj_dir/../AdamRiscv/stage_if.v", 3, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "obj_dir/../AdamRiscv/stage_if.v", 4, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "pc_stall");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "obj_dir/../AdamRiscv/stage_if.v", 5, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_addr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "obj_dir/../AdamRiscv/stage_if.v", 6, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "br_ctrl");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "obj_dir/../AdamRiscv/stage_if.v", 7, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "obj_dir/../AdamRiscv/stage_if.v", 8, 0, ".adam_riscv.u_stage_if", "v_toggle/stage_if", "if_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "obj_dir/../AdamRiscv/pc.v", 2, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "obj_dir/../AdamRiscv/pc.v", 3, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_ctrl");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "obj_dir/../AdamRiscv/pc.v", 4, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "br_addr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "obj_dir/../AdamRiscv/pc.v", 5, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "obj_dir/../AdamRiscv/pc.v", 6, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "obj_dir/../AdamRiscv/pc.v", 8, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_stall");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[687]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[688]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[689]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[690]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[691]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[692]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[693]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[694]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[695]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[696]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[697]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[698]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[699]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[700]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[701]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[702]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[703]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[704]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[705]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[706]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[707]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[708]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[709]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[710]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[711]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[712]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[713]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[714]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[715]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[716]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[717]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[718]), first, "obj_dir/../AdamRiscv/pc.v", 11, 0, ".adam_riscv.u_stage_if.u_pc", "v_toggle/pc", "pc_next[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[719]), first, "obj_dir/../AdamRiscv/pc.v", 14, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[720]), first, "obj_dir/../AdamRiscv/pc.v", 17, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[721]), first, "obj_dir/../AdamRiscv/pc.v", 22, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[722]), first, "obj_dir/../AdamRiscv/pc.v", 27, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[723]), first, "obj_dir/../AdamRiscv/pc.v", 35, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[724]), first, "obj_dir/../AdamRiscv/pc.v", 38, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[725]), first, "obj_dir/../AdamRiscv/pc.v", 42, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[726]), first, "obj_dir/../AdamRiscv/pc.v", 46, 0, ".adam_riscv.u_stage_if.u_pc", "v_line/pc", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "obj_dir/../AdamRiscv/inst_memory.v", 4, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_addr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "obj_dir/../AdamRiscv/inst_memory.v", 5, 0, ".adam_riscv.u_stage_if.inst_memory", "v_toggle/inst_memory", "inst_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 2, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 3, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 4, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 5, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 6, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 7, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "id_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 9, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_id_flush");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 10, 0, ".adam_riscv.u_reg_if_id", "v_toggle/reg_if_id", "if_id_stall");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[727]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 14, 0, ".adam_riscv.u_reg_if_id", "v_line/reg_if_id", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[728]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 19, 0, ".adam_riscv.u_reg_if_id", "v_line/reg_if_id", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[729]), first, "obj_dir/../AdamRiscv/reg_if_id.v", 24, 0, ".adam_riscv.u_reg_if_id", "v_line/reg_if_id", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "obj_dir/../AdamRiscv/stage_id.v", 2, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "obj_dir/../AdamRiscv/stage_id.v", 3, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "obj_dir/../AdamRiscv/stage_id.v", 4, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "obj_dir/../AdamRiscv/stage_id.v", 5, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_en");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "obj_dir/../AdamRiscv/stage_id.v", 6, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "obj_dir/../AdamRiscv/stage_id.v", 6, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "obj_dir/../AdamRiscv/stage_id.v", 6, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "obj_dir/../AdamRiscv/stage_id.v", 6, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "obj_dir/../AdamRiscv/stage_id.v", 6, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "obj_dir/../AdamRiscv/stage_id.v", 7, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "w_regs_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "obj_dir/../AdamRiscv/stage_id.v", 8, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "ctrl_stall");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "obj_dir/../AdamRiscv/stage_id.v", 9, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "obj_dir/../AdamRiscv/stage_id.v", 10, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "obj_dir/../AdamRiscv/stage_id.v", 11, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_imm[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "obj_dir/../AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "obj_dir/../AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "obj_dir/../AdamRiscv/stage_id.v", 12, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "obj_dir/../AdamRiscv/stage_id.v", 13, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "obj_dir/../AdamRiscv/stage_id.v", 14, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "obj_dir/../AdamRiscv/stage_id.v", 14, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "obj_dir/../AdamRiscv/stage_id.v", 14, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "obj_dir/../AdamRiscv/stage_id.v", 14, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "obj_dir/../AdamRiscv/stage_id.v", 14, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "obj_dir/../AdamRiscv/stage_id.v", 15, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "obj_dir/../AdamRiscv/stage_id.v", 16, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "obj_dir/../AdamRiscv/stage_id.v", 17, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "obj_dir/../AdamRiscv/stage_id.v", 18, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "obj_dir/../AdamRiscv/stage_id.v", 18, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "obj_dir/../AdamRiscv/stage_id.v", 18, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "obj_dir/../AdamRiscv/stage_id.v", 19, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "obj_dir/../AdamRiscv/stage_id.v", 20, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "obj_dir/../AdamRiscv/stage_id.v", 20, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "obj_dir/../AdamRiscv/stage_id.v", 21, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "obj_dir/../AdamRiscv/stage_id.v", 21, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "obj_dir/../AdamRiscv/stage_id.v", 22, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "obj_dir/../AdamRiscv/stage_id.v", 23, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "obj_dir/../AdamRiscv/stage_id.v", 25, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "obj_dir/../AdamRiscv/stage_id.v", 25, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "obj_dir/../AdamRiscv/stage_id.v", 25, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "obj_dir/../AdamRiscv/stage_id.v", 25, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "obj_dir/../AdamRiscv/stage_id.v", 25, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "obj_dir/../AdamRiscv/stage_id.v", 26, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "obj_dir/../AdamRiscv/stage_id.v", 26, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "obj_dir/../AdamRiscv/stage_id.v", 26, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "obj_dir/../AdamRiscv/stage_id.v", 26, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "obj_dir/../AdamRiscv/stage_id.v", 26, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "id_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[730]), first, "obj_dir/../AdamRiscv/stage_id.v", 30, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[731]), first, "obj_dir/../AdamRiscv/stage_id.v", 31, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[732]), first, "obj_dir/../AdamRiscv/stage_id.v", 32, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[733]), first, "obj_dir/../AdamRiscv/stage_id.v", 33, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[734]), first, "obj_dir/../AdamRiscv/stage_id.v", 33, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[735]), first, "obj_dir/../AdamRiscv/stage_id.v", 33, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[736]), first, "obj_dir/../AdamRiscv/stage_id.v", 34, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[737]), first, "obj_dir/../AdamRiscv/stage_id.v", 35, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[738]), first, "obj_dir/../AdamRiscv/stage_id.v", 35, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[739]), first, "obj_dir/../AdamRiscv/stage_id.v", 36, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[740]), first, "obj_dir/../AdamRiscv/stage_id.v", 36, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[741]), first, "obj_dir/../AdamRiscv/stage_id.v", 37, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[742]), first, "obj_dir/../AdamRiscv/stage_id.v", 38, 0, ".adam_riscv.u_stage_id", "v_toggle/stage_id", "regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "obj_dir/../AdamRiscv/regs.v", 2, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "obj_dir/../AdamRiscv/regs.v", 3, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "obj_dir/../AdamRiscv/regs.v", 5, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "obj_dir/../AdamRiscv/regs.v", 5, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "obj_dir/../AdamRiscv/regs.v", 5, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "obj_dir/../AdamRiscv/regs.v", 5, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "obj_dir/../AdamRiscv/regs.v", 5, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "obj_dir/../AdamRiscv/regs.v", 6, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "obj_dir/../AdamRiscv/regs.v", 6, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "obj_dir/../AdamRiscv/regs.v", 6, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "obj_dir/../AdamRiscv/regs.v", 6, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "obj_dir/../AdamRiscv/regs.v", 6, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_addr2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "obj_dir/../AdamRiscv/regs.v", 7, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "obj_dir/../AdamRiscv/regs.v", 7, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "obj_dir/../AdamRiscv/regs.v", 7, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "obj_dir/../AdamRiscv/regs.v", 7, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "obj_dir/../AdamRiscv/regs.v", 7, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "obj_dir/../AdamRiscv/regs.v", 8, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "obj_dir/../AdamRiscv/regs.v", 9, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "w_regs_en");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "obj_dir/../AdamRiscv/regs.v", 11, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "obj_dir/../AdamRiscv/regs.v", 12, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "r_regs_o2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[743]), first, "obj_dir/../AdamRiscv/regs.v", 16, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "wb_hazard_a");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[744]), first, "obj_dir/../AdamRiscv/regs.v", 17, 0, ".adam_riscv.u_stage_id.u_regs", "v_toggle/regs", "wb_hazard_b");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[745]), first, "obj_dir/../AdamRiscv/regs.v", 21, 0, ".adam_riscv.u_stage_id.u_regs", "v_line/regs", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[746]), first, "obj_dir/../AdamRiscv/regs.v", 24, 0, ".adam_riscv.u_stage_id.u_regs", "v_line/regs", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "obj_dir/../AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "obj_dir/../AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "obj_dir/../AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "obj_dir/../AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "obj_dir/../AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "obj_dir/../AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "obj_dir/../AdamRiscv/ctrl.v", 4, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "inst_op[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[730]), first, "obj_dir/../AdamRiscv/ctrl.v", 5, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[731]), first, "obj_dir/../AdamRiscv/ctrl.v", 6, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[732]), first, "obj_dir/../AdamRiscv/ctrl.v", 7, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[733]), first, "obj_dir/../AdamRiscv/ctrl.v", 8, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[734]), first, "obj_dir/../AdamRiscv/ctrl.v", 8, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[735]), first, "obj_dir/../AdamRiscv/ctrl.v", 8, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[736]), first, "obj_dir/../AdamRiscv/ctrl.v", 9, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[737]), first, "obj_dir/../AdamRiscv/ctrl.v", 10, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[738]), first, "obj_dir/../AdamRiscv/ctrl.v", 10, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[739]), first, "obj_dir/../AdamRiscv/ctrl.v", 11, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[740]), first, "obj_dir/../AdamRiscv/ctrl.v", 11, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[741]), first, "obj_dir/../AdamRiscv/ctrl.v", 12, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[742]), first, "obj_dir/../AdamRiscv/ctrl.v", 13, 0, ".adam_riscv.u_stage_id.u_ctrl", "v_toggle/ctrl", "regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "obj_dir/../AdamRiscv/imm_gen.v", 4, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "inst[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "obj_dir/../AdamRiscv/imm_gen.v", 5, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_toggle/imm_gen", "imm_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[747]), first, "obj_dir/../AdamRiscv/imm_gen.v", 14, 0, ".adam_riscv.u_stage_id.u_imm_gen", "v_line/imm_gen", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 2, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 3, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 4, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 5, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 6, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 7, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_imm[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 8, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 9, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 10, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 10, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 10, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 10, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 10, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 11, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 12, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 13, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 14, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 14, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 14, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 15, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 16, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 16, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 17, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 17, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 18, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 19, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 21, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_ex_flush");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 24, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 24, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 24, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 24, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 24, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 25, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 25, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 25, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 25, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 25, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "id_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 26, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 26, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 26, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 26, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 26, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 27, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 27, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 27, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 27, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 27, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 29, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 30, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 31, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 32, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_imm[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 33, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 34, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 35, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 36, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 37, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 38, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 39, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 39, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 39, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 40, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 41, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 41, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 42, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 42, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 43, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 44, 0, ".adam_riscv.u_reg_id_ex", "v_toggle/reg_id_ex", "ex_regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[748]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 47, 0, ".adam_riscv.u_reg_id_ex", "v_line/reg_id_ex", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[749]), first, "obj_dir/../AdamRiscv/reg_id_ex.v", 68, 0, ".adam_riscv.u_reg_id_ex", "v_line/reg_id_ex", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "obj_dir/../AdamRiscv/stage_ex.v", 4, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "obj_dir/../AdamRiscv/stage_ex.v", 5, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data1[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "obj_dir/../AdamRiscv/stage_ex.v", 6, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "obj_dir/../AdamRiscv/stage_ex.v", 7, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_imm[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "obj_dir/../AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "obj_dir/../AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "obj_dir/../AdamRiscv/stage_ex.v", 8, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "obj_dir/../AdamRiscv/stage_ex.v", 9, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "obj_dir/../AdamRiscv/stage_ex.v", 10, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "obj_dir/../AdamRiscv/stage_ex.v", 10, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "obj_dir/../AdamRiscv/stage_ex.v", 10, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "obj_dir/../AdamRiscv/stage_ex.v", 11, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_src1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "obj_dir/../AdamRiscv/stage_ex.v", 11, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_src1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "obj_dir/../AdamRiscv/stage_ex.v", 12, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_src2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "obj_dir/../AdamRiscv/stage_ex.v", 12, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_src2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "obj_dir/../AdamRiscv/stage_ex.v", 13, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_br_addr_mode");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "obj_dir/../AdamRiscv/stage_ex.v", 14, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_br");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "obj_dir/../AdamRiscv/stage_ex.v", 16, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "forwardA[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "obj_dir/../AdamRiscv/stage_ex.v", 16, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "forwardA[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "obj_dir/../AdamRiscv/stage_ex.v", 17, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "forwardB[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "obj_dir/../AdamRiscv/stage_ex.v", 17, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "forwardB[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "obj_dir/../AdamRiscv/stage_ex.v", 18, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "me_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "obj_dir/../AdamRiscv/stage_ex.v", 19, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "w_regs_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "obj_dir/../AdamRiscv/stage_ex.v", 21, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "ex_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "obj_dir/../AdamRiscv/stage_ex.v", 22, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_pc[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "obj_dir/../AdamRiscv/stage_ex.v", 23, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_ctrl");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "obj_dir/../AdamRiscv/stage_ex.v", 26, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "alu_ctrl[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "obj_dir/../AdamRiscv/stage_ex.v", 26, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "alu_ctrl[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "obj_dir/../AdamRiscv/stage_ex.v", 26, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "alu_ctrl[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "obj_dir/../AdamRiscv/stage_ex.v", 26, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "alu_ctrl[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[754]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[755]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[756]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[757]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[758]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[759]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[760]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[761]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[762]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[763]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[764]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[765]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[766]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[767]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[768]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[769]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[770]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[771]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[772]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[773]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[774]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[775]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[776]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[777]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[778]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[779]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[780]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[781]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[782]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[783]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[784]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[785]), first, "obj_dir/../AdamRiscv/stage_ex.v", 27, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[786]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[787]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[788]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[789]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[790]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[791]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[792]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[793]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[794]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[795]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[796]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[797]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[798]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[799]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[800]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[801]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[802]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[803]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[804]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[805]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[806]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[807]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[808]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[809]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[810]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[811]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[812]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[813]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[814]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[815]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[816]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[817]), first, "obj_dir/../AdamRiscv/stage_ex.v", 28, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_A_pre[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[818]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[819]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[820]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[821]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[822]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[823]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[824]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[825]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[826]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[827]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[828]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[829]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[830]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[831]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[832]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[833]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[834]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[835]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "obj_dir/../AdamRiscv/stage_ex.v", 29, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[850]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[851]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[852]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[853]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[854]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[855]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[856]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[857]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[858]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[859]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[860]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[861]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[862]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[863]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[864]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[865]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[866]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[867]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[868]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[872]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[873]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[874]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[875]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[876]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[877]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[878]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[879]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[880]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "obj_dir/../AdamRiscv/stage_ex.v", 30, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "op_B_pre[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "obj_dir/../AdamRiscv/stage_ex.v", 31, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_mark");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[884]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[885]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[886]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[887]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[888]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[889]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[890]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[891]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[892]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[893]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[894]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[895]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[896]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[897]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[898]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[899]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[900]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[901]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[902]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[903]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[904]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[905]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[906]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[913]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[914]), first, "obj_dir/../AdamRiscv/stage_ex.v", 32, 0, ".adam_riscv.u_stage_ex", "v_toggle/stage_ex", "br_addr_op_A[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[915]), first, "obj_dir/../AdamRiscv/stage_ex.v", 59, 0, ".adam_riscv.u_stage_ex", "v_line/stage_ex", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[916]), first, "obj_dir/../AdamRiscv/stage_ex.v", 61, 0, ".adam_riscv.u_stage_ex", "v_line/stage_ex", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "obj_dir/../AdamRiscv/alu_control.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_op[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "obj_dir/../AdamRiscv/alu_control.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_op[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "obj_dir/../AdamRiscv/alu_control.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_op[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "obj_dir/../AdamRiscv/alu_control.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "obj_dir/../AdamRiscv/alu_control.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "obj_dir/../AdamRiscv/alu_control.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "obj_dir/../AdamRiscv/alu_control.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "func7_code");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "obj_dir/../AdamRiscv/alu_control.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_ctrl_r[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "obj_dir/../AdamRiscv/alu_control.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_ctrl_r[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "obj_dir/../AdamRiscv/alu_control.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_ctrl_r[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "obj_dir/../AdamRiscv/alu_control.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_toggle/alu_control", "alu_ctrl_r[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[917]), first, "obj_dir/../AdamRiscv/alu_control.v", 12, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[918]), first, "obj_dir/../AdamRiscv/alu_control.v", 17, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[919]), first, "obj_dir/../AdamRiscv/alu_control.v", 18, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[920]), first, "obj_dir/../AdamRiscv/alu_control.v", 19, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[921]), first, "obj_dir/../AdamRiscv/alu_control.v", 20, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[922]), first, "obj_dir/../AdamRiscv/alu_control.v", 21, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[923]), first, "obj_dir/../AdamRiscv/alu_control.v", 22, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[924]), first, "obj_dir/../AdamRiscv/alu_control.v", 23, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[925]), first, "obj_dir/../AdamRiscv/alu_control.v", 15, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[926]), first, "obj_dir/../AdamRiscv/alu_control.v", 29, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[927]), first, "obj_dir/../AdamRiscv/alu_control.v", 30, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[928]), first, "obj_dir/../AdamRiscv/alu_control.v", 31, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[929]), first, "obj_dir/../AdamRiscv/alu_control.v", 32, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[930]), first, "obj_dir/../AdamRiscv/alu_control.v", 33, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[931]), first, "obj_dir/../AdamRiscv/alu_control.v", 34, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[932]), first, "obj_dir/../AdamRiscv/alu_control.v", 35, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[933]), first, "obj_dir/../AdamRiscv/alu_control.v", 36, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[934]), first, "obj_dir/../AdamRiscv/alu_control.v", 37, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[935]), first, "obj_dir/../AdamRiscv/alu_control.v", 38, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[936]), first, "obj_dir/../AdamRiscv/alu_control.v", 39, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[937]), first, "obj_dir/../AdamRiscv/alu_control.v", 27, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[938]), first, "obj_dir/../AdamRiscv/alu_control.v", 45, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[939]), first, "obj_dir/../AdamRiscv/alu_control.v", 46, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[940]), first, "obj_dir/../AdamRiscv/alu_control.v", 47, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[941]), first, "obj_dir/../AdamRiscv/alu_control.v", 48, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[942]), first, "obj_dir/../AdamRiscv/alu_control.v", 49, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[943]), first, "obj_dir/../AdamRiscv/alu_control.v", 50, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[944]), first, "obj_dir/../AdamRiscv/alu_control.v", 51, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[945]), first, "obj_dir/../AdamRiscv/alu_control.v", 52, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[946]), first, "obj_dir/../AdamRiscv/alu_control.v", 53, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[947]), first, "obj_dir/../AdamRiscv/alu_control.v", 43, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[948]), first, "obj_dir/../AdamRiscv/alu_control.v", 57, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[949]), first, "obj_dir/../AdamRiscv/alu_control.v", 59, 0, ".adam_riscv.u_stage_ex.u_alu_control", "v_line/alu_control", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "obj_dir/../AdamRiscv/alu.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_ctrl[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "obj_dir/../AdamRiscv/alu.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_ctrl[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "obj_dir/../AdamRiscv/alu.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_ctrl[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "obj_dir/../AdamRiscv/alu.v", 4, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_ctrl[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[754]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[755]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[756]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[757]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[758]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[759]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[760]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[761]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[762]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[763]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[764]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[765]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[766]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[767]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[768]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[769]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[770]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[771]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[772]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[773]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[774]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[775]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[776]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[777]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[778]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[779]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[780]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[781]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[782]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[783]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[784]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[785]), first, "obj_dir/../AdamRiscv/alu.v", 5, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_A[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[818]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[819]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[820]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[821]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[822]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[823]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[824]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[825]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[826]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[827]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[828]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[829]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[830]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[831]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[832]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[833]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[834]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[835]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "obj_dir/../AdamRiscv/alu.v", 6, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "op_B[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "obj_dir/../AdamRiscv/alu.v", 7, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "obj_dir/../AdamRiscv/alu.v", 8, 0, ".adam_riscv.u_stage_ex.u_alu", "v_toggle/alu", "br_mark");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[950]), first, "obj_dir/../AdamRiscv/alu.v", 17, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[951]), first, "obj_dir/../AdamRiscv/alu.v", 18, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[952]), first, "obj_dir/../AdamRiscv/alu.v", 19, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[953]), first, "obj_dir/../AdamRiscv/alu.v", 20, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[954]), first, "obj_dir/../AdamRiscv/alu.v", 21, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[955]), first, "obj_dir/../AdamRiscv/alu.v", 22, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[956]), first, "obj_dir/../AdamRiscv/alu.v", 23, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[957]), first, "obj_dir/../AdamRiscv/alu.v", 24, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[958]), first, "obj_dir/../AdamRiscv/alu.v", 25, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[959]), first, "obj_dir/../AdamRiscv/alu.v", 26, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[960]), first, "obj_dir/../AdamRiscv/alu.v", 27, 0, ".adam_riscv.u_stage_ex.u_alu", "v_line/alu", "case");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 2, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 3, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 4, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 5, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 6, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 7, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 8, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 9, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 10, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 11, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 11, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 11, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 14, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 14, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 14, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 14, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 14, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "ex_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 15, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 15, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 15, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 15, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 15, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 17, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 18, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 19, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 20, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[583]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 21, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 22, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 23, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 24, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 24, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[620]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 24, 0, ".adam_riscv.u_reg_ex_mem", "v_toggle/reg_ex_mem", "me_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[961]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 28, 0, ".adam_riscv.u_reg_ex_mem", "v_line/reg_ex_mem", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[962]), first, "obj_dir/../AdamRiscv/reg_ex_mem.v", 39, 0, ".adam_riscv.u_reg_ex_mem", "v_line/reg_ex_mem", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "obj_dir/../AdamRiscv/stage_mem.v", 4, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "obj_dir/../AdamRiscv/stage_mem.v", 5, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "obj_dir/../AdamRiscv/stage_mem.v", 6, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_regs_data2[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "obj_dir/../AdamRiscv/stage_mem.v", 7, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "obj_dir/../AdamRiscv/stage_mem.v", 8, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "obj_dir/../AdamRiscv/stage_mem.v", 9, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "obj_dir/../AdamRiscv/stage_mem.v", 10, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_func3_code[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "obj_dir/../AdamRiscv/stage_mem.v", 10, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_func3_code[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[620]), first, "obj_dir/../AdamRiscv/stage_mem.v", 10, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_func3_code[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[621]), first, "obj_dir/../AdamRiscv/stage_mem.v", 12, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "forward_data");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "obj_dir/../AdamRiscv/stage_mem.v", 13, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_regs_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[586]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[587]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[588]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[589]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[590]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[591]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[592]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[593]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[594]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[595]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[596]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[597]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[598]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[599]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[600]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[601]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[602]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[603]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[604]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[605]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[606]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[607]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[608]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[609]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[610]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[611]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[612]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[613]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[614]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[615]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[616]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[617]), first, "obj_dir/../AdamRiscv/stage_mem.v", 15, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "me_mem_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[963]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[964]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[965]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[966]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[967]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[968]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[969]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[970]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[971]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[972]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[973]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[974]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[975]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[976]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[977]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[978]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[979]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[980]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[981]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[982]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[983]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[984]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[985]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[986]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[987]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[988]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[989]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[990]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[991]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[992]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[993]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[994]), first, "obj_dir/../AdamRiscv/stage_mem.v", 18, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "w_data_mem[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[995]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[996]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[997]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[998]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[999]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1000]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1001]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1002]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1003]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1004]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1005]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1006]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1007]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1008]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1009]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1010]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1011]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1012]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1013]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1014]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1015]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1016]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1017]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1018]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1019]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1020]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1021]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1022]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1023]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1024]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1025]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1026]), first, "obj_dir/../AdamRiscv/stage_mem.v", 19, 0, ".adam_riscv.u_stage_mem", "v_toggle/stage_mem", "r_data_mem[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "obj_dir/../AdamRiscv/data_memory.v", 4, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "obj_dir/../AdamRiscv/data_memory.v", 5, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "obj_dir/../AdamRiscv/data_memory.v", 6, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "data_addr[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[963]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[964]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[965]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[966]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[967]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[968]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[969]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[970]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[971]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[972]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[973]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[974]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[975]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[976]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[977]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[978]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[979]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[980]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[981]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[982]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[983]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[984]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[985]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[986]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[987]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[988]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[989]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[990]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[991]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[992]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[993]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[994]), first, "obj_dir/../AdamRiscv/data_memory.v", 7, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_data_mem[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "obj_dir/../AdamRiscv/data_memory.v", 8, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_en_mem");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "obj_dir/../AdamRiscv/data_memory.v", 9, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "w_en_mem");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "obj_dir/../AdamRiscv/data_memory.v", 10, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "byte_sel[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "obj_dir/../AdamRiscv/data_memory.v", 10, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "byte_sel[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[995]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[996]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[997]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[998]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[999]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1000]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1001]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1002]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1003]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1004]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1005]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1006]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1007]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1008]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1009]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1010]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1011]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1012]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1013]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1014]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1015]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1016]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1017]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1018]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1019]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1020]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1021]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1022]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1023]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1024]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1025]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1026]), first, "obj_dir/../AdamRiscv/data_memory.v", 11, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_toggle/data_memory", "r_data_mem[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1027]), first, "obj_dir/../AdamRiscv/data_memory.v", 19, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_line/data_memory", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1028]), first, "obj_dir/../AdamRiscv/data_memory.v", 22, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_line/data_memory", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1029]), first, "obj_dir/../AdamRiscv/data_memory.v", 26, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_line/data_memory", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1030]), first, "obj_dir/../AdamRiscv/data_memory.v", 18, 0, ".adam_riscv.u_stage_mem.u_data_memory", "v_line/data_memory", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 2, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "clk");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 3, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "rst");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[586]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[587]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[588]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[589]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[590]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[591]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[592]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[593]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[594]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[595]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[596]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[597]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[598]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[599]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[600]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[601]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[602]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[603]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[604]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[605]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[606]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[607]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[608]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[609]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[610]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[611]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[612]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[613]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[614]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[615]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[616]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[617]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 4, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 5, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 6, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[583]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 7, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 8, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "me_regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[622]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[623]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[624]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[625]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[626]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[627]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[628]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[629]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[630]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[631]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[632]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[633]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[634]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[635]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[636]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[637]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[638]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[639]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[640]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[641]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[642]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[643]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[644]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[645]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[646]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[647]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[648]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[649]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[650]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[651]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[652]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[653]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 9, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[654]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[655]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[656]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[657]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[658]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[659]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[660]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[661]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[662]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[663]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[664]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[665]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[666]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[667]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[668]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[669]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[670]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[671]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[672]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[673]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[674]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[675]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[676]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[677]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[678]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[679]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[680]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[681]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[682]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[683]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[684]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[685]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 10, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 11, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[686]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 12, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 13, 0, ".adam_riscv.u_reg_mem_wb", "v_toggle/reg_mem_wb", "wb_regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1031]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 17, 0, ".adam_riscv.u_reg_mem_wb", "v_line/reg_mem_wb", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1032]), first, "obj_dir/../AdamRiscv/reg_mem_wb.v", 24, 0, ".adam_riscv.u_reg_mem_wb", "v_line/reg_mem_wb", "else");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[622]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[623]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[624]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[625]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[626]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[627]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[628]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[629]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[630]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[631]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[632]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[633]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[634]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[635]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[636]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[637]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[638]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[639]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[640]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[641]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[642]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[643]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[644]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[645]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[646]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[647]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[648]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[649]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[650]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[651]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[652]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[653]), first, "obj_dir/../AdamRiscv/stage_wb.v", 2, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[654]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[655]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[656]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[657]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[658]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[659]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[660]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[661]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[662]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[663]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[664]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[665]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[666]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[667]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[668]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[669]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[670]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[671]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[672]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[673]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[674]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[675]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[676]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[677]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[678]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[679]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[680]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[681]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[682]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[683]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[684]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[685]), first, "obj_dir/../AdamRiscv/stage_wb.v", 3, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_alu_o[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[686]), first, "obj_dir/../AdamRiscv/stage_wb.v", 4, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "wb_mem2reg");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[5]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[6]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[7]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[8]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[9]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[10]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[11]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[12]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[13]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[14]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[15]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[16]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[17]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[18]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[19]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[20]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[21]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[22]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[23]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[24]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[25]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[26]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[27]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[28]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[29]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[30]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "obj_dir/../AdamRiscv/stage_wb.v", 5, 0, ".adam_riscv.u_stage_wb", "v_toggle/stage_wb", "w_regs_data[31]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "obj_dir/../AdamRiscv/forwarding.v", 5, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "obj_dir/../AdamRiscv/forwarding.v", 5, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "obj_dir/../AdamRiscv/forwarding.v", 5, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "obj_dir/../AdamRiscv/forwarding.v", 5, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "obj_dir/../AdamRiscv/forwarding.v", 5, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "obj_dir/../AdamRiscv/forwarding.v", 6, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "obj_dir/../AdamRiscv/forwarding.v", 6, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "obj_dir/../AdamRiscv/forwarding.v", 6, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "obj_dir/../AdamRiscv/forwarding.v", 6, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "obj_dir/../AdamRiscv/forwarding.v", 6, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "obj_dir/../AdamRiscv/forwarding.v", 7, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "obj_dir/../AdamRiscv/forwarding.v", 7, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "obj_dir/../AdamRiscv/forwarding.v", 7, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "obj_dir/../AdamRiscv/forwarding.v", 7, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "obj_dir/../AdamRiscv/forwarding.v", 7, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "obj_dir/../AdamRiscv/forwarding.v", 8, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "obj_dir/../AdamRiscv/forwarding.v", 8, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "obj_dir/../AdamRiscv/forwarding.v", 8, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "obj_dir/../AdamRiscv/forwarding.v", 8, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "obj_dir/../AdamRiscv/forwarding.v", 8, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "obj_dir/../AdamRiscv/forwarding.v", 9, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "obj_dir/../AdamRiscv/forwarding.v", 9, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "obj_dir/../AdamRiscv/forwarding.v", 9, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "obj_dir/../AdamRiscv/forwarding.v", 9, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "obj_dir/../AdamRiscv/forwarding.v", 9, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "obj_dir/../AdamRiscv/forwarding.v", 10, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_mem_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "obj_dir/../AdamRiscv/forwarding.v", 11, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "me_regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "obj_dir/../AdamRiscv/forwarding.v", 12, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "wb_regs_write");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "obj_dir/../AdamRiscv/forwarding.v", 14, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "forwardA[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "obj_dir/../AdamRiscv/forwarding.v", 14, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "forwardA[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "obj_dir/../AdamRiscv/forwarding.v", 15, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "forwardB[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "obj_dir/../AdamRiscv/forwarding.v", 15, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "forwardB[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[621]), first, "obj_dir/../AdamRiscv/forwarding.v", 17, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "forward_data");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1033]), first, "obj_dir/../AdamRiscv/forwarding.v", 21, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_hazard_a");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1034]), first, "obj_dir/../AdamRiscv/forwarding.v", 22, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "ex_hazard_b");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1035]), first, "obj_dir/../AdamRiscv/forwarding.v", 23, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "mem_hazard_a");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1036]), first, "obj_dir/../AdamRiscv/forwarding.v", 24, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "mem_hazard_b");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1037]), first, "obj_dir/../AdamRiscv/forwarding.v", 26, 0, ".adam_riscv.u_forwarding", "v_toggle/forwarding", "hazard_data_w");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1038]), first, "obj_dir/../AdamRiscv/forwarding.v", 39, 0, ".adam_riscv.u_forwarding", "v_line/forwarding", "if");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1039]), first, "obj_dir/../AdamRiscv/forwarding.v", 41, 0, ".adam_riscv.u_forwarding", "v_line/forwarding", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[1040]), first, "obj_dir/../AdamRiscv/forwarding.v", 43, 0, ".adam_riscv.u_forwarding", "v_line/forwarding", "elsif");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 2, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_mem_read");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 3, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs1[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 3, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs1[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 3, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs1[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 3, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs1[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 3, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs1[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 4, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs2[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 4, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs2[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 4, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs2[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 4, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs2[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 4, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "id_rs2[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 5, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_rd[0]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 5, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_rd[1]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 5, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_rd[2]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 5, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_rd[3]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 5, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "ex_rd[4]");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 6, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "br_ctrl");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 7, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "load_stall");
    __vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "obj_dir/../AdamRiscv/hazard_detection.v", 8, 0, ".adam_riscv.u_hazard_detection", "v_toggle/hazard_detection", "flush");
}
