module ip(clock, endereco);

input clock;
reg [7:0] counter;

output [7:0] endereco;initial begin
  counter = 8'b00000000;
 end
 
always @(negedge clock) begin
 counter = counter + 8'b00000001;
endassign endereco = counter;endmodule