// Seed: 3178218470
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1'h0) begin
    id_11 <= id_14;
  end
  id_17(
      .id_0(id_12 - 1), .id_1(1), .id_2(id_7), .id_3(id_4), .id_4(id_9 == id_9), .id_5(1)
  );
  wire id_18;
  module_0(
      id_3, id_2, id_18
  );
endmodule
