/* Generated by Yosys 0.3.0+ (git sha1 3b52121) */

(* src = "../../verilog/extadc.v:1" *)
module ExtADC(Reset_n_i, Clk_i, Enable_i, CpuIntr_o, SensorPower_o, SensorStart_o, SensorReady_i, AdcStart_o, AdcDone_i, AdcValue_i, PeriodCounterPreset_i, SensorValue_o, Threshold_i);
  (* src = "../../verilog/extadc.v:142" *)
  wire [15:0] \$0\Timer[15:0] ;
  (* src = "../../verilog/extadc.v:169" *)
  wire [15:0] \$0\Word0[15:0] ;
  (* src = "../../verilog/extadc.v:58" *)
  wire \$2\SensorPower_o[0:0] ;
  (* src = "../../verilog/extadc.v:58" *)
  wire \$2\StoreNewValue[0:0] ;
  (* src = "../../verilog/extadc.v:58" *)
  wire \$2\TimerPreset[0:0] ;
  (* src = "../../verilog/extadc.v:58" *)
  wire \$3\TimerEnable[0:0] ;
  (* src = "../../verilog/extadc.v:58" *)
  wire \$3\TimerPreset[0:0] ;
  (* src = "../../verilog/extadc.v:58" *)
  wire \$4\TimerEnable[0:0] ;
  wire \$procmux$190_CMP ;
  wire \$procmux$193_CMP ;
  wire \$procmux$194_CMP ;
  wire \$procmux$199_CMP ;
  wire \$procmux$202_CMP ;
  wire [15:0] \$procmux$23_Y ;
  (* src = "../../verilog/extadc.v:156" *)
  wire [15:0] \$sub$../../verilog/extadc.v:156$12_Y ;
  (* src = "../../verilog/extadc.v:167" *)
  wire [15:0] AbsDiffResult;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "AdcConvComplete_i" *)
  (* src = "../../verilog/extadc.v:19" *)
  input AdcDone_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "AdcDoConvert_o" *)
  (* src = "../../verilog/extadc.v:17" *)
  output AdcStart_o;
  (* intersynth_conntype = "Word" *)
  (* intersynth_port = "AdcValue_i" *)
  (* src = "../../verilog/extadc.v:21" *)
  input [15:0] AdcValue_i;
  (* intersynth_port = "Clk_i" *)
  (* src = "../../verilog/extadc.v:5" *)
  input Clk_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "ReconfModuleIRQs_s" *)
  (* src = "../../verilog/extadc.v:9" *)
  output CpuIntr_o;
  (* src = "../../verilog/extadc.v:184" *)
  wire [16:0] DiffAB;
  (* src = "../../verilog/extadc.v:185" *)
  wire [15:0] DiffBA;
  (* src = "../../verilog/extadc.v:42" *)
  wire DiffTooLarge;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "ReconfModuleIn_s" *)
  (* src = "../../verilog/extadc.v:7" *)
  input Enable_i;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "PeriodCounterPreset_i" *)
  (* src = "../../verilog/extadc.v:23" *)
  input [15:0] PeriodCounterPreset_i;
  (* intersynth_port = "Reset_n_i" *)
  (* src = "../../verilog/extadc.v:3" *)
  input Reset_n_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "Outputs_o" *)
  (* src = "../../verilog/extadc.v:11" *)
  output SensorPower_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "Inputs_i" *)
  (* src = "../../verilog/extadc.v:15" *)
  input SensorReady_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "Outputs_o" *)
  (* src = "../../verilog/extadc.v:13" *)
  output SensorStart_o;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "SensorValue_o" *)
  (* src = "../../verilog/extadc.v:25" *)
  output [15:0] SensorValue_o;
  (* src = "../../verilog/extadc.v:43" *)
  wire StoreNewValue;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "Threshold_i" *)
  (* src = "../../verilog/extadc.v:27" *)
  input [15:0] Threshold_i;
  (* src = "../../verilog/extadc.v:140" *)
  wire [15:0] Timer;
  (* src = "../../verilog/extadc.v:41" *)
  wire TimerEnable;
  (* src = "../../verilog/extadc.v:39" *)
  wire TimerOvfl;
  (* src = "../../verilog/extadc.v:40" *)
  wire TimerPreset;
  (* src = "../../verilog/extadc.v:166" *)
  wire [15:0] Word0;
  \$reduce_or  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000011),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$auto$opt_reduce.cc:130:opt_mux$710  (
    .A({ \$procmux$194_CMP , \$procmux$193_CMP , \$procmux$190_CMP  }),
    .Y(SensorStart_o)
  );
  (* src = "../../verilog/extadc.v:161" *)
  \$eq  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000010000),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$eq$../../verilog/extadc.v:161$13  (
    .A(Timer),
    .B(16'b0000000000000000),
    .Y(TimerOvfl)
  );
  (* fsm_encoding = "auto" *)
  (* src = "../../verilog/extadc.v:37" *)
  \$fsm  #(
    .ARST_POLARITY(1'b0),
    .CLK_POLARITY(1'b1),
    .CTRL_IN_WIDTH(32'b00000000000000000000000000000101),
    .CTRL_OUT_WIDTH(32'b00000000000000000000000000000110),
    .NAME("\\State"),
    .STATE_BITS(32'b00000000000000000000000000000011),
    .STATE_NUM(32'b00000000000000000000000000000110),
    .STATE_NUM_LOG2(32'b00000000000000000000000000000011),
    .STATE_RST(32'b00000000000000000000000000000000),
    .STATE_TABLE(18'b011101001010100000),
    .TRANS_NUM(32'b00000000000000000000000000001100),
    .TRANS_TABLE(204'b101z0zzz101000010101z1zzz001000010100zzzzz0111000000110z1zz0110010000111z1zz010001000011zz0zz000001000010zzzzz101000100001zzz11100000001001zzz01011000001001zzzz0001000001000zz1zz011010000000zz0zz000010000)
  ) \$fsm$\State$713  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .CTRL_IN({ TimerOvfl, SensorReady_i, Enable_i, DiffTooLarge, AdcDone_i }),
    .CTRL_OUT({ CpuIntr_o, \$procmux$202_CMP , \$procmux$199_CMP , \$procmux$194_CMP , \$procmux$193_CMP , \$procmux$190_CMP  })
  );
  (* src = "../../verilog/extadc.v:190" *)
  \$gt  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000010000),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$gt$../../verilog/extadc.v:190$20  (
    .A(AbsDiffResult),
    .B(Threshold_i),
    .Y(DiffTooLarge)
  );
  (* src = "../../verilog/extadc.v:142" *)
  \$adff  #(
    .ARST_POLARITY(1'b0),
    .ARST_VALUE(16'b0000000000000000),
    .CLK_POLARITY(1'b1),
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procdff$706  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .D(\$0\Timer[15:0] ),
    .Q(Timer)
  );
  (* src = "../../verilog/extadc.v:169" *)
  \$adff  #(
    .ARST_POLARITY(1'b0),
    .ARST_VALUE(16'b0000000000000000),
    .CLK_POLARITY(1'b1),
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procdff$707  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .D(\$0\Word0[15:0] ),
    .Q(Word0)
  );
  \$pmux  #(
    .S_WIDTH(32'b00000000000000000000000000000010),
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$189  (
    .A(1'b0),
    .B({ SensorReady_i, 1'b1 }),
    .S({ \$procmux$193_CMP , \$procmux$190_CMP  }),
    .Y(AdcStart_o)
  );
  \$pmux  #(
    .S_WIDTH(32'b00000000000000000000000000000010),
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$229  (
    .A(1'b0),
    .B({ \$2\SensorPower_o[0:0] , 1'b1 }),
    .S({ \$procmux$199_CMP , SensorStart_o }),
    .Y(SensorPower_o)
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procmux$23  (
    .A(Timer),
    .B(\$sub$../../verilog/extadc.v:156$12_Y ),
    .S(TimerEnable),
    .Y(\$procmux$23_Y )
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procmux$26  (
    .A(\$procmux$23_Y ),
    .B(PeriodCounterPreset_i),
    .S(TimerPreset),
    .Y(\$0\Timer[15:0] )
  );
  \$and  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$269  (
    .A(\$procmux$190_CMP ),
    .B(\$2\StoreNewValue[0:0] ),
    .Y(StoreNewValue)
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$procmux$29  (
    .A(Word0),
    .B(AdcValue_i),
    .S(StoreNewValue),
    .Y(\$0\Word0[15:0] )
  );
  \$pmux  #(
    .S_WIDTH(32'b00000000000000000000000000000010),
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$318  (
    .A(1'b0),
    .B({ Enable_i, \$3\TimerEnable[0:0]  }),
    .S({ \$procmux$202_CMP , \$procmux$199_CMP  }),
    .Y(TimerEnable)
  );
  \$pmux  #(
    .S_WIDTH(32'b00000000000000000000000000000010),
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$338  (
    .A(1'b1),
    .B({ \$2\TimerPreset[0:0] , \$3\TimerPreset[0:0]  }),
    .S({ \$procmux$202_CMP , \$procmux$199_CMP  }),
    .Y(TimerPreset)
  );
  \$not  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$381  (
    .A(Enable_i),
    .Y(\$2\TimerPreset[0:0] )
  );
  \$and  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$420  (
    .A(Enable_i),
    .B(TimerOvfl),
    .Y(\$2\SensorPower_o[0:0] )
  );
  \$and  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$441  (
    .A(Enable_i),
    .B(\$4\TimerEnable[0:0] ),
    .Y(\$3\TimerEnable[0:0] )
  );
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$462  (
    .A(1'b1),
    .B(TimerOvfl),
    .S(Enable_i),
    .Y(\$3\TimerPreset[0:0] )
  );
  \$not  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$502  (
    .A(TimerOvfl),
    .Y(\$4\TimerEnable[0:0] )
  );
  \$and  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000000001),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000000001)
  ) \$procmux$646  (
    .A(AdcDone_i),
    .B(DiffTooLarge),
    .Y(\$2\StoreNewValue[0:0] )
  );
  (* src = "../../verilog/extadc.v:156" *)
  \$sub  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000000001),
    .Y_WIDTH(32'b00000000000000000000000000010000)
  ) \$sub$../../verilog/extadc.v:156$12  (
    .A(Timer),
    .B(1'b1),
    .Y(\$sub$../../verilog/extadc.v:156$12_Y )
  );
  (* src = "../../verilog/extadc.v:186" *)
  \$sub  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010001),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000010001),
    .Y_WIDTH(32'b00000000000000000000000000010001)
  ) \$sub$../../verilog/extadc.v:186$17  (
    .A({ 1'b0, AdcValue_i }),
    .B({ 1'b0, Word0 }),
    .Y(DiffAB)
  );
  (* src = "../../verilog/extadc.v:187" *)
  \$sub  #(
    .A_SIGNED(32'b00000000000000000000000000000000),
    .A_WIDTH(32'b00000000000000000000000000010000),
    .B_SIGNED(32'b00000000000000000000000000000000),
    .B_WIDTH(32'b00000000000000000000000000010000),
    .Y_WIDTH(32'b00000000000000000000000000010000)
  ) \$sub$../../verilog/extadc.v:187$18  (
    .A(Word0),
    .B(AdcValue_i),
    .Y(DiffBA)
  );
  (* src = "../../verilog/extadc.v:188" *)
  \$mux  #(
    .WIDTH(32'b00000000000000000000000000010000)
  ) \$ternary$../../verilog/extadc.v:188$19  (
    .A(DiffAB[15:0]),
    .B(DiffBA),
    .S(DiffAB[16]),
    .Y(AbsDiffResult)
  );
  assign SensorValue_o = Word0;
endmodule
