============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Mon May 13 14:38:21 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'pixel_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1010)
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1068)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../../../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.469709s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (98.9%)

RUN-1004 : used memory is 247 MB, reserved memory is 221 MB, peak memory is 251 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 77 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4027 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9033 instances
RUN-0007 : 6081 luts, 2394 seqs, 276 mslices, 149 lslices, 107 pads, 11 brams, 3 dsps
RUN-1001 : There are total 9845 nets
RUN-1001 : 5559 nets have 2 pins
RUN-1001 : 3197 nets have [3 - 5] pins
RUN-1001 : 609 nets have [6 - 10] pins
RUN-1001 : 268 nets have [11 - 20] pins
RUN-1001 : 205 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     279     
RUN-1001 :   No   |  No   |  Yes  |    1031     
RUN-1001 :   No   |  Yes  |  No   |      8      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     294     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    24   |  48   |     44     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 118
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9031 instances, 6081 luts, 2394 seqs, 425 slices, 68 macros(425 instances: 276 mslices 149 lslices)
PHY-0007 : Cell area utilization is 35%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 41358, tnet num: 9843, tinst num: 9031, tnode num: 48756, tedge num: 66651.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.029632s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (100.2%)

RUN-1004 : used memory is 344 MB, reserved memory is 321 MB, peak memory is 344 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.344064s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.30108e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9031.
PHY-3001 : Level 1 #clusters 1356.
PHY-3001 : End clustering;  0.073635s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (212.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 755987, overlap = 238.906
PHY-3002 : Step(2): len = 640068, overlap = 260.344
PHY-3002 : Step(3): len = 468487, overlap = 349.406
PHY-3002 : Step(4): len = 412203, overlap = 393.812
PHY-3002 : Step(5): len = 332145, overlap = 445.125
PHY-3002 : Step(6): len = 289271, overlap = 470.75
PHY-3002 : Step(7): len = 235124, overlap = 501.25
PHY-3002 : Step(8): len = 212656, overlap = 534.844
PHY-3002 : Step(9): len = 185760, overlap = 547.906
PHY-3002 : Step(10): len = 170153, overlap = 563.812
PHY-3002 : Step(11): len = 152914, overlap = 582.75
PHY-3002 : Step(12): len = 144234, overlap = 597.906
PHY-3002 : Step(13): len = 132562, overlap = 602.625
PHY-3002 : Step(14): len = 123334, overlap = 613.312
PHY-3002 : Step(15): len = 110360, overlap = 624.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.15283e-06
PHY-3002 : Step(16): len = 118482, overlap = 612.062
PHY-3002 : Step(17): len = 141955, overlap = 577.719
PHY-3002 : Step(18): len = 148645, overlap = 564.562
PHY-3002 : Step(19): len = 157983, overlap = 519.844
PHY-3002 : Step(20): len = 154544, overlap = 524.094
PHY-3002 : Step(21): len = 154656, overlap = 512.969
PHY-3002 : Step(22): len = 149369, overlap = 505.969
PHY-3002 : Step(23): len = 148699, overlap = 510.438
PHY-3002 : Step(24): len = 146772, overlap = 518.906
PHY-3002 : Step(25): len = 145796, overlap = 522.438
PHY-3002 : Step(26): len = 144152, overlap = 524.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.30567e-06
PHY-3002 : Step(27): len = 158837, overlap = 495.812
PHY-3002 : Step(28): len = 168197, overlap = 465.375
PHY-3002 : Step(29): len = 171891, overlap = 440.875
PHY-3002 : Step(30): len = 173331, overlap = 441.062
PHY-3002 : Step(31): len = 171896, overlap = 446.969
PHY-3002 : Step(32): len = 170690, overlap = 434.906
PHY-3002 : Step(33): len = 170230, overlap = 432.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.61134e-06
PHY-3002 : Step(34): len = 189962, overlap = 426.688
PHY-3002 : Step(35): len = 200250, overlap = 415.656
PHY-3002 : Step(36): len = 206780, overlap = 395.25
PHY-3002 : Step(37): len = 208972, overlap = 392.969
PHY-3002 : Step(38): len = 207925, overlap = 403.562
PHY-3002 : Step(39): len = 206588, overlap = 393.438
PHY-3002 : Step(40): len = 204850, overlap = 395.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.72227e-05
PHY-3002 : Step(41): len = 226723, overlap = 365.062
PHY-3002 : Step(42): len = 243055, overlap = 315.344
PHY-3002 : Step(43): len = 249287, overlap = 283.594
PHY-3002 : Step(44): len = 252686, overlap = 278.531
PHY-3002 : Step(45): len = 252220, overlap = 270.875
PHY-3002 : Step(46): len = 250039, overlap = 266.719
PHY-3002 : Step(47): len = 249431, overlap = 264.531
PHY-3002 : Step(48): len = 248433, overlap = 262.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.44453e-05
PHY-3002 : Step(49): len = 279873, overlap = 218.812
PHY-3002 : Step(50): len = 297810, overlap = 199.781
PHY-3002 : Step(51): len = 306017, overlap = 178
PHY-3002 : Step(52): len = 307626, overlap = 173.219
PHY-3002 : Step(53): len = 304545, overlap = 168.875
PHY-3002 : Step(54): len = 303200, overlap = 173.531
PHY-3002 : Step(55): len = 300850, overlap = 180.625
PHY-3002 : Step(56): len = 300626, overlap = 195.531
PHY-3002 : Step(57): len = 300207, overlap = 196.812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.88907e-05
PHY-3002 : Step(58): len = 330616, overlap = 178.906
PHY-3002 : Step(59): len = 346045, overlap = 149.438
PHY-3002 : Step(60): len = 348185, overlap = 154.938
PHY-3002 : Step(61): len = 349989, overlap = 156.375
PHY-3002 : Step(62): len = 352385, overlap = 139.062
PHY-3002 : Step(63): len = 353241, overlap = 133.969
PHY-3002 : Step(64): len = 349455, overlap = 141.906
PHY-3002 : Step(65): len = 348218, overlap = 138.5
PHY-3002 : Step(66): len = 348491, overlap = 140.812
PHY-3002 : Step(67): len = 349268, overlap = 142.094
PHY-3002 : Step(68): len = 348434, overlap = 144.719
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000137781
PHY-3002 : Step(69): len = 374364, overlap = 115.562
PHY-3002 : Step(70): len = 388633, overlap = 111.031
PHY-3002 : Step(71): len = 393785, overlap = 97.4375
PHY-3002 : Step(72): len = 398204, overlap = 93.6875
PHY-3002 : Step(73): len = 399776, overlap = 93.4688
PHY-3002 : Step(74): len = 400028, overlap = 89.9688
PHY-3002 : Step(75): len = 398280, overlap = 82.4688
PHY-3002 : Step(76): len = 397876, overlap = 84.8438
PHY-3002 : Step(77): len = 398456, overlap = 84.6875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000275563
PHY-3002 : Step(78): len = 417505, overlap = 74.7188
PHY-3002 : Step(79): len = 429739, overlap = 64.0938
PHY-3002 : Step(80): len = 433907, overlap = 60.5625
PHY-3002 : Step(81): len = 437753, overlap = 59.0938
PHY-3002 : Step(82): len = 440687, overlap = 53.25
PHY-3002 : Step(83): len = 441079, overlap = 54.2188
PHY-3002 : Step(84): len = 439045, overlap = 54.375
PHY-3002 : Step(85): len = 438574, overlap = 57.5
PHY-3002 : Step(86): len = 439490, overlap = 59.5938
PHY-3002 : Step(87): len = 439443, overlap = 62.1875
PHY-3002 : Step(88): len = 437823, overlap = 61.7188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000529475
PHY-3002 : Step(89): len = 448632, overlap = 50.9375
PHY-3002 : Step(90): len = 456001, overlap = 49.5625
PHY-3002 : Step(91): len = 459318, overlap = 49
PHY-3002 : Step(92): len = 461439, overlap = 50.0312
PHY-3002 : Step(93): len = 463429, overlap = 50.75
PHY-3002 : Step(94): len = 464912, overlap = 45.6562
PHY-3002 : Step(95): len = 465512, overlap = 46.375
PHY-3002 : Step(96): len = 466334, overlap = 47.0625
PHY-3002 : Step(97): len = 466786, overlap = 47.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00105895
PHY-3002 : Step(98): len = 473818, overlap = 44.0625
PHY-3002 : Step(99): len = 479067, overlap = 49.75
PHY-3002 : Step(100): len = 480752, overlap = 46.0938
PHY-3002 : Step(101): len = 482794, overlap = 45
PHY-3002 : Step(102): len = 485820, overlap = 48.125
PHY-3002 : Step(103): len = 489006, overlap = 46.7812
PHY-3002 : Step(104): len = 490062, overlap = 43.0938
PHY-3002 : Step(105): len = 492202, overlap = 41
PHY-3002 : Step(106): len = 498196, overlap = 40.125
PHY-3002 : Step(107): len = 504731, overlap = 42.6562
PHY-3002 : Step(108): len = 503666, overlap = 38.75
PHY-3002 : Step(109): len = 503094, overlap = 40.75
PHY-3002 : Step(110): len = 501945, overlap = 42.4375
PHY-3002 : Step(111): len = 499221, overlap = 35.0938
PHY-3002 : Step(112): len = 496114, overlap = 35.5938
PHY-3002 : Step(113): len = 494406, overlap = 37.4688
PHY-3002 : Step(114): len = 493504, overlap = 37.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00204984
PHY-3002 : Step(115): len = 498218, overlap = 36.75
PHY-3002 : Step(116): len = 500926, overlap = 37.125
PHY-3002 : Step(117): len = 501823, overlap = 43.5312
PHY-3002 : Step(118): len = 502864, overlap = 42.8438
PHY-3002 : Step(119): len = 504472, overlap = 42.8438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00380285
PHY-3002 : Step(120): len = 506901, overlap = 39.2812
PHY-3002 : Step(121): len = 509813, overlap = 37.0312
PHY-3002 : Step(122): len = 511350, overlap = 36.75
PHY-3002 : Step(123): len = 512209, overlap = 37.375
PHY-3002 : Step(124): len = 513584, overlap = 37.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014135s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (442.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9845.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 641800, over cnt = 1202(3%), over = 5806, worst = 37
PHY-1001 : End global iterations;  0.570796s wall, 0.828125s user + 0.078125s system = 0.906250s CPU (158.8%)

PHY-1001 : Congestion index: top1 = 80.09, top5 = 61.75, top10 = 51.85, top15 = 45.42.
PHY-3001 : End congestion estimation;  0.709815s wall, 0.953125s user + 0.093750s system = 1.046875s CPU (147.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.376891s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000419115
PHY-3002 : Step(125): len = 533973, overlap = 11.875
PHY-3002 : Step(126): len = 526820, overlap = 9.0625
PHY-3002 : Step(127): len = 524595, overlap = 8.59375
PHY-3002 : Step(128): len = 523251, overlap = 7.34375
PHY-3002 : Step(129): len = 522994, overlap = 8.15625
PHY-3002 : Step(130): len = 522576, overlap = 6.34375
PHY-3002 : Step(131): len = 521788, overlap = 6.125
PHY-3002 : Step(132): len = 521364, overlap = 6.09375
PHY-3002 : Step(133): len = 521262, overlap = 6.4375
PHY-3002 : Step(134): len = 521635, overlap = 6.40625
PHY-3002 : Step(135): len = 521059, overlap = 7.6875
PHY-3002 : Step(136): len = 519905, overlap = 8.4375
PHY-3002 : Step(137): len = 518408, overlap = 8.59375
PHY-3002 : Step(138): len = 517074, overlap = 8.90625
PHY-3002 : Step(139): len = 516139, overlap = 9.34375
PHY-3002 : Step(140): len = 515303, overlap = 9.96875
PHY-3002 : Step(141): len = 514044, overlap = 10.3438
PHY-3002 : Step(142): len = 512579, overlap = 11.4062
PHY-3002 : Step(143): len = 511295, overlap = 11.2188
PHY-3002 : Step(144): len = 510575, overlap = 11.0625
PHY-3002 : Step(145): len = 509330, overlap = 13.25
PHY-3002 : Step(146): len = 508470, overlap = 13.1562
PHY-3002 : Step(147): len = 507348, overlap = 13.4062
PHY-3002 : Step(148): len = 505919, overlap = 11.375
PHY-3002 : Step(149): len = 505102, overlap = 11.0625
PHY-3002 : Step(150): len = 503394, overlap = 11.875
PHY-3002 : Step(151): len = 502691, overlap = 11.125
PHY-3002 : Step(152): len = 502349, overlap = 11.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000838231
PHY-3002 : Step(153): len = 507363, overlap = 10.125
PHY-3002 : Step(154): len = 508911, overlap = 9.6875
PHY-3002 : Step(155): len = 513599, overlap = 8.8125
PHY-3002 : Step(156): len = 516470, overlap = 8.6875
PHY-3002 : Step(157): len = 517967, overlap = 8.15625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00167646
PHY-3002 : Step(158): len = 521335, overlap = 6.90625
PHY-3002 : Step(159): len = 524678, overlap = 7.53125
PHY-3002 : Step(160): len = 531744, overlap = 5.3125
PHY-3002 : Step(161): len = 535380, overlap = 5.5
PHY-3002 : Step(162): len = 535751, overlap = 5.125
PHY-3002 : Step(163): len = 535267, overlap = 4.09375
PHY-3002 : Step(164): len = 536063, overlap = 3.8125
PHY-3002 : Step(165): len = 537214, overlap = 3.9375
PHY-3002 : Step(166): len = 537413, overlap = 4.3125
PHY-3002 : Step(167): len = 537401, overlap = 4.28125
PHY-3002 : Step(168): len = 537213, overlap = 4.03125
PHY-3002 : Step(169): len = 535282, overlap = 4.65625
PHY-3002 : Step(170): len = 534422, overlap = 5.34375
PHY-3002 : Step(171): len = 533538, overlap = 6.21875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00326427
PHY-3002 : Step(172): len = 536428, overlap = 6.78125
PHY-3002 : Step(173): len = 537842, overlap = 5.28125
PHY-3002 : Step(174): len = 540895, overlap = 4.90625
PHY-3002 : Step(175): len = 543373, overlap = 4.65625
PHY-3002 : Step(176): len = 543449, overlap = 4.03125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0064759
PHY-3002 : Step(177): len = 544140, overlap = 4.78125
PHY-3002 : Step(178): len = 544773, overlap = 5.21875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 43/9845.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 642720, over cnt = 1522(4%), over = 5209, worst = 26
PHY-1001 : End global iterations;  0.758856s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (168.8%)

PHY-1001 : Congestion index: top1 = 67.54, top5 = 51.96, top10 = 45.37, top15 = 41.33.
PHY-3001 : End congestion estimation;  0.909830s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (158.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.386982s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (96.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000463303
PHY-3002 : Step(179): len = 543778, overlap = 33.0625
PHY-3002 : Step(180): len = 537577, overlap = 20.1875
PHY-3002 : Step(181): len = 533116, overlap = 19.4062
PHY-3002 : Step(182): len = 526728, overlap = 13
PHY-3002 : Step(183): len = 520197, overlap = 13.6875
PHY-3002 : Step(184): len = 515670, overlap = 13.6875
PHY-3002 : Step(185): len = 510574, overlap = 11.875
PHY-3002 : Step(186): len = 504385, overlap = 9.53125
PHY-3002 : Step(187): len = 499302, overlap = 12.5312
PHY-3002 : Step(188): len = 495236, overlap = 12.0312
PHY-3002 : Step(189): len = 490913, overlap = 12.5312
PHY-3002 : Step(190): len = 486284, overlap = 14.375
PHY-3002 : Step(191): len = 482550, overlap = 15
PHY-3002 : Step(192): len = 480320, overlap = 16.4688
PHY-3002 : Step(193): len = 477866, overlap = 17.5625
PHY-3002 : Step(194): len = 475134, overlap = 18.4375
PHY-3002 : Step(195): len = 473179, overlap = 17.875
PHY-3002 : Step(196): len = 470937, overlap = 17.2812
PHY-3002 : Step(197): len = 469377, overlap = 17.4062
PHY-3002 : Step(198): len = 467672, overlap = 17.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000926607
PHY-3002 : Step(199): len = 471326, overlap = 17.0938
PHY-3002 : Step(200): len = 473940, overlap = 15.9062
PHY-3002 : Step(201): len = 481417, overlap = 13.4688
PHY-3002 : Step(202): len = 485553, overlap = 11.6875
PHY-3002 : Step(203): len = 484747, overlap = 10.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00185321
PHY-3002 : Step(204): len = 488084, overlap = 10.1562
PHY-3002 : Step(205): len = 491776, overlap = 9.78125
PHY-3002 : Step(206): len = 502584, overlap = 7.71875
PHY-3002 : Step(207): len = 505638, overlap = 6.84375
PHY-3002 : Step(208): len = 505610, overlap = 6.75
PHY-3002 : Step(209): len = 504890, overlap = 7.71875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 41358, tnet num: 9843, tinst num: 9031, tnode num: 48756, tedge num: 66651.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.108652s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (100.1%)

RUN-1004 : used memory is 388 MB, reserved memory is 369 MB, peak memory is 441 MB
OPT-1001 : Total overflow 134.25 peak overflow 1.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 142/9845.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 607344, over cnt = 1536(4%), over = 4440, worst = 24
PHY-1001 : End global iterations;  0.777306s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (164.8%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 49.31, top10 = 43.36, top15 = 39.80.
PHY-1001 : End incremental global routing;  0.926208s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (153.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.385689s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (101.3%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 107 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 8906 has valid locations, 45 needs to be replaced
PHY-3001 : design contains 9068 instances, 6084 luts, 2428 seqs, 425 slices, 68 macros(425 instances: 276 mslices 149 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 509942
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8298/9882.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 610656, over cnt = 1537(4%), over = 4459, worst = 24
PHY-1001 : End global iterations;  0.097871s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.8%)

PHY-1001 : Congestion index: top1 = 62.09, top5 = 49.43, top10 = 43.47, top15 = 39.93.
PHY-3001 : End congestion estimation;  0.253237s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 41512, tnet num: 9880, tinst num: 9068, tnode num: 49012, tedge num: 66885.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.101349s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (100.7%)

RUN-1004 : used memory is 420 MB, reserved memory is 409 MB, peak memory is 448 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9880 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.495393s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(210): len = 509663, overlap = 0
PHY-3002 : Step(211): len = 509576, overlap = 0
PHY-3002 : Step(212): len = 509466, overlap = 0
PHY-3002 : Step(213): len = 509521, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8317/9882.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 610384, over cnt = 1549(4%), over = 4482, worst = 24
PHY-1001 : End global iterations;  0.088333s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (88.4%)

PHY-1001 : Congestion index: top1 = 62.07, top5 = 49.39, top10 = 43.46, top15 = 39.93.
PHY-3001 : End congestion estimation;  0.239359s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9880 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.380583s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00530813
PHY-3002 : Step(214): len = 509505, overlap = 7.84375
PHY-3002 : Step(215): len = 509557, overlap = 7.84375
PHY-3001 : Final: Len = 509557, Over = 7.84375
PHY-3001 : End incremental placement;  2.730958s wall, 2.687500s user + 0.109375s system = 2.796875s CPU (102.4%)

OPT-1001 : Total overflow 134.75 peak overflow 1.78
OPT-1001 : End high-fanout net optimization;  4.280244s wall, 4.796875s user + 0.187500s system = 4.984375s CPU (116.5%)

OPT-1001 : Current memory(MB): used = 451, reserve = 436, peak = 454.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8329/9882.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 610464, over cnt = 1536(4%), over = 4421, worst = 24
PHY-1002 : len = 627272, over cnt = 922(2%), over = 2242, worst = 24
PHY-1002 : len = 641768, over cnt = 202(0%), over = 426, worst = 9
PHY-1002 : len = 644008, over cnt = 107(0%), over = 214, worst = 8
PHY-1002 : len = 644544, over cnt = 21(0%), over = 44, worst = 5
PHY-1001 : End global iterations;  0.722010s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (136.3%)

PHY-1001 : Congestion index: top1 = 51.79, top5 = 44.45, top10 = 40.30, top15 = 37.71.
OPT-1001 : End congestion update;  0.878392s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (129.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9880 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.299595s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.1%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.179064s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (123.2%)

OPT-1001 : Current memory(MB): used = 450, reserve = 434, peak = 454.
OPT-1001 : End physical optimization;  6.683809s wall, 7.437500s user + 0.203125s system = 7.640625s CPU (114.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6084 LUT to BLE ...
SYN-4008 : Packed 6084 LUT and 1260 SEQ to BLE.
SYN-4003 : Packing 1168 remaining SEQ's ...
SYN-4005 : Packed 1040 SEQ with LUT/SLICE
SYN-4006 : 3810 single LUT's are left
SYN-4006 : 128 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6212/6924 primitive instances ...
PHY-3001 : End packing;  0.629597s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (101.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4017 instances
RUN-1001 : 1942 mslices, 1942 lslices, 107 pads, 11 brams, 3 dsps
RUN-1001 : There are total 8840 nets
RUN-1001 : 4261 nets have 2 pins
RUN-1001 : 3340 nets have [3 - 5] pins
RUN-1001 : 707 nets have [6 - 10] pins
RUN-1001 : 288 nets have [11 - 20] pins
RUN-1001 : 239 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 4015 instances, 3884 slices, 68 macros(425 instances: 276 mslices 149 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 526512, Over = 60.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4392/8840.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 648976, over cnt = 956(2%), over = 1388, worst = 7
PHY-1002 : len = 651656, over cnt = 493(1%), over = 665, worst = 7
PHY-1002 : len = 655824, over cnt = 188(0%), over = 259, worst = 7
PHY-1002 : len = 656936, over cnt = 113(0%), over = 131, worst = 3
PHY-1002 : len = 658616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.968182s wall, 1.390625s user + 0.109375s system = 1.500000s CPU (154.9%)

PHY-1001 : Congestion index: top1 = 54.07, top5 = 45.51, top10 = 41.29, top15 = 38.45.
PHY-3001 : End congestion estimation;  1.180943s wall, 1.593750s user + 0.109375s system = 1.703125s CPU (144.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39375, tnet num: 8838, tinst num: 4015, tnode num: 45555, tedge num: 66102.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.356988s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (100.2%)

RUN-1004 : used memory is 421 MB, reserved memory is 413 MB, peak memory is 454 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.742845s wall, 1.703125s user + 0.046875s system = 1.750000s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000109893
PHY-3002 : Step(216): len = 510978, overlap = 57.75
PHY-3002 : Step(217): len = 503510, overlap = 58.75
PHY-3002 : Step(218): len = 499190, overlap = 59.5
PHY-3002 : Step(219): len = 495822, overlap = 61
PHY-3002 : Step(220): len = 492648, overlap = 65.25
PHY-3002 : Step(221): len = 490548, overlap = 68.75
PHY-3002 : Step(222): len = 487949, overlap = 69.75
PHY-3002 : Step(223): len = 484169, overlap = 74.25
PHY-3002 : Step(224): len = 482636, overlap = 76.75
PHY-3002 : Step(225): len = 480797, overlap = 78.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000219785
PHY-3002 : Step(226): len = 493907, overlap = 59.25
PHY-3002 : Step(227): len = 496291, overlap = 56.75
PHY-3002 : Step(228): len = 499387, overlap = 53.25
PHY-3002 : Step(229): len = 503706, overlap = 53
PHY-3002 : Step(230): len = 507036, overlap = 50
PHY-3002 : Step(231): len = 509596, overlap = 50
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000439571
PHY-3002 : Step(232): len = 523015, overlap = 43.5
PHY-3002 : Step(233): len = 528832, overlap = 43.25
PHY-3002 : Step(234): len = 536372, overlap = 37.25
PHY-3002 : Step(235): len = 539423, overlap = 37
PHY-3002 : Step(236): len = 540819, overlap = 35
PHY-3002 : Step(237): len = 540941, overlap = 38
PHY-3002 : Step(238): len = 541943, overlap = 38.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000794065
PHY-3002 : Step(239): len = 549259, overlap = 34
PHY-3002 : Step(240): len = 553030, overlap = 34.25
PHY-3002 : Step(241): len = 557395, overlap = 30
PHY-3002 : Step(242): len = 560621, overlap = 31.25
PHY-3002 : Step(243): len = 563814, overlap = 30
PHY-3002 : Step(244): len = 563428, overlap = 27.75
PHY-3002 : Step(245): len = 563148, overlap = 25.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00155767
PHY-3002 : Step(246): len = 567414, overlap = 25.25
PHY-3002 : Step(247): len = 570686, overlap = 24.5
PHY-3002 : Step(248): len = 575545, overlap = 24.25
PHY-3002 : Step(249): len = 577885, overlap = 24.25
PHY-3002 : Step(250): len = 579660, overlap = 23
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00292465
PHY-3002 : Step(251): len = 582643, overlap = 23.25
PHY-3002 : Step(252): len = 583720, overlap = 24.5
PHY-3002 : Step(253): len = 586262, overlap = 23
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.579645s wall, 1.687500s user + 2.812500s system = 4.500000s CPU (284.9%)

PHY-3001 : Trial Legalized: Len = 603799
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 192/8840.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 715344, over cnt = 1111(3%), over = 1768, worst = 8
PHY-1002 : len = 720360, over cnt = 625(1%), over = 910, worst = 7
PHY-1002 : len = 724160, over cnt = 365(1%), over = 525, worst = 6
PHY-1002 : len = 729320, over cnt = 33(0%), over = 42, worst = 3
PHY-1002 : len = 729688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.312701s wall, 2.062500s user + 0.031250s system = 2.093750s CPU (159.5%)

PHY-1001 : Congestion index: top1 = 53.21, top5 = 46.11, top10 = 41.89, top15 = 39.22.
PHY-3001 : End congestion estimation;  1.564264s wall, 2.296875s user + 0.031250s system = 2.328125s CPU (148.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.413467s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00033956
PHY-3002 : Step(254): len = 579208, overlap = 10.75
PHY-3002 : Step(255): len = 568358, overlap = 13
PHY-3002 : Step(256): len = 559190, overlap = 16.5
PHY-3002 : Step(257): len = 552084, overlap = 22.75
PHY-3002 : Step(258): len = 548540, overlap = 27.25
PHY-3002 : Step(259): len = 545449, overlap = 31
PHY-3002 : Step(260): len = 544203, overlap = 30.75
PHY-3002 : Step(261): len = 543186, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018373s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (170.1%)

PHY-3001 : Legalized: Len = 553721, Over = 0
PHY-3001 : Spreading special nets. 45 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028283s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.5%)

PHY-3001 : 55 instances has been re-located, deltaX = 8, deltaY = 40, maxDist = 1.
PHY-3001 : Final: Len = 554379, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39375, tnet num: 8838, tinst num: 4015, tnode num: 45555, tedge num: 66102.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.491286s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.5%)

RUN-1004 : used memory is 444 MB, reserved memory is 432 MB, peak memory is 469 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1271/8840.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 665840, over cnt = 1166(3%), over = 1884, worst = 7
PHY-1002 : len = 672216, over cnt = 601(1%), over = 860, worst = 7
PHY-1002 : len = 678200, over cnt = 177(0%), over = 250, worst = 4
PHY-1002 : len = 680144, over cnt = 40(0%), over = 53, worst = 3
PHY-1002 : len = 680632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.285482s wall, 1.968750s user + 0.078125s system = 2.046875s CPU (159.2%)

PHY-1001 : Congestion index: top1 = 54.91, top5 = 47.44, top10 = 42.87, top15 = 39.90.
PHY-1001 : End incremental global routing;  1.482560s wall, 2.171875s user + 0.078125s system = 2.250000s CPU (151.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.383255s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (97.8%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 107 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3896 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 4022 instances, 3891 slices, 68 macros(425 instances: 276 mslices 149 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 555258
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8225/8847.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 681800, over cnt = 18(0%), over = 22, worst = 3
PHY-1002 : len = 681848, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 681960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.238424s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.3%)

PHY-1001 : Congestion index: top1 = 54.91, top5 = 47.47, top10 = 42.90, top15 = 39.94.
PHY-3001 : End congestion estimation;  0.423323s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39450, tnet num: 8845, tinst num: 4022, tnode num: 45651, tedge num: 66215.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.452752s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (100.0%)

RUN-1004 : used memory is 447 MB, reserved memory is 430 MB, peak memory is 473 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.859990s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(262): len = 554918, overlap = 0
PHY-3002 : Step(263): len = 554850, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8220/8847.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 681248, over cnt = 24(0%), over = 28, worst = 2
PHY-1002 : len = 681392, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 681400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.242870s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.9%)

PHY-1001 : Congestion index: top1 = 54.91, top5 = 47.54, top10 = 42.96, top15 = 39.98.
PHY-3001 : End congestion estimation;  0.426476s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (102.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.384833s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (97.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.97656e-05
PHY-3002 : Step(264): len = 554882, overlap = 0.5
PHY-3002 : Step(265): len = 554882, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006736s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 554886, Over = 0
PHY-3001 : End spreading;  0.025616s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.0%)

PHY-3001 : Final: Len = 554886, Over = 0
PHY-3001 : End incremental placement;  3.406069s wall, 3.625000s user + 0.093750s system = 3.718750s CPU (109.2%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.534580s wall, 6.437500s user + 0.171875s system = 6.609375s CPU (119.4%)

OPT-1001 : Current memory(MB): used = 476, reserve = 461, peak = 478.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8223/8847.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 681448, over cnt = 15(0%), over = 19, worst = 3
PHY-1002 : len = 681568, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 681680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.238995s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (111.1%)

PHY-1001 : Congestion index: top1 = 54.91, top5 = 47.47, top10 = 42.94, top15 = 39.98.
OPT-1001 : End congestion update;  0.427699s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (102.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.321441s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (102.1%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.749925s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (102.1%)

OPT-1001 : Current memory(MB): used = 476, reserve = 461, peak = 478.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.308005s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8231/8847.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 681680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.106451s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.7%)

PHY-1001 : Congestion index: top1 = 54.91, top5 = 47.47, top10 = 42.94, top15 = 39.98.
PHY-1001 : End incremental global routing;  0.370069s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (92.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.496708s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (100.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8231/8847.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 681680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.080435s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.1%)

PHY-1001 : Congestion index: top1 = 54.91, top5 = 47.47, top10 = 42.94, top15 = 39.98.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.331253s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 54.413793
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 4345ps with logic level 1 
RUN-1001 :       #2 path slack 4395ps with logic level 1 
RUN-1001 :       #3 path slack 4395ps with logic level 1 
RUN-1001 :       #4 path slack 4395ps with logic level 1 
RUN-1001 :       #5 path slack 4395ps with logic level 1 
RUN-1001 :       #6 path slack 4445ps with logic level 1 
RUN-1001 :       #7 path slack 4445ps with logic level 1 
RUN-1001 :       #8 path slack 4445ps with logic level 1 
OPT-1001 : End physical optimization;  9.744283s wall, 10.656250s user + 0.187500s system = 10.843750s CPU (111.3%)

RUN-1003 : finish command "place" in  36.039229s wall, 58.062500s user + 11.000000s system = 69.062500s CPU (191.6%)

RUN-1004 : used memory is 440 MB, reserved memory is 423 MB, peak memory is 478 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  2.126948s wall, 3.187500s user + 0.031250s system = 3.218750s CPU (151.3%)

RUN-1004 : used memory is 440 MB, reserved memory is 423 MB, peak memory is 494 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 4024 instances
RUN-1001 : 1942 mslices, 1949 lslices, 107 pads, 11 brams, 3 dsps
RUN-1001 : There are total 8847 nets
RUN-1001 : 4260 nets have 2 pins
RUN-1001 : 3340 nets have [3 - 5] pins
RUN-1001 : 712 nets have [6 - 10] pins
RUN-1001 : 289 nets have [11 - 20] pins
RUN-1001 : 240 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39450, tnet num: 8845, tinst num: 4022, tnode num: 45651, tedge num: 66215.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.509807s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (98.3%)

RUN-1004 : used memory is 451 MB, reserved memory is 436 MB, peak memory is 494 MB
PHY-1001 : 1942 mslices, 1949 lslices, 107 pads, 11 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 658800, over cnt = 1210(3%), over = 2014, worst = 8
PHY-1002 : len = 666160, over cnt = 677(1%), over = 969, worst = 8
PHY-1002 : len = 673944, over cnt = 156(0%), over = 209, worst = 4
PHY-1002 : len = 676000, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 676120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.227473s wall, 2.000000s user + 0.171875s system = 2.171875s CPU (176.9%)

PHY-1001 : Congestion index: top1 = 55.02, top5 = 47.50, top10 = 43.00, top15 = 39.91.
PHY-1001 : End global routing;  1.443964s wall, 2.218750s user + 0.171875s system = 2.390625s CPU (165.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 475, reserve = 460, peak = 494.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 735, reserve = 724, peak = 735.
PHY-1001 : End build detailed router design. 4.409454s wall, 4.296875s user + 0.093750s system = 4.390625s CPU (99.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 109960, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.179629s wall, 3.171875s user + 0.015625s system = 3.187500s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 769, reserve = 759, peak = 769.
PHY-1001 : End phase 1; 3.186581s wall, 3.171875s user + 0.015625s system = 3.187500s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Patch 4369 net; 17.009171s wall, 16.968750s user + 0.015625s system = 16.984375s CPU (99.9%)

PHY-1022 : len = 1.41075e+06, over cnt = 848(0%), over = 850, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 775, reserve = 764, peak = 775.
PHY-1001 : End initial routed; 35.066672s wall, 47.953125s user + 0.218750s system = 48.171875s CPU (137.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8436(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   3.846   |   0.000   |   0   
RUN-1001 :   Hold   |   0.130   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.060716s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 783, reserve = 772, peak = 783.
PHY-1001 : End phase 2; 37.127475s wall, 50.000000s user + 0.218750s system = 50.218750s CPU (135.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.41075e+06, over cnt = 848(0%), over = 850, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.087419s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.39812e+06, over cnt = 214(0%), over = 214, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.958044s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (159.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.3958e+06, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.408976s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (137.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.39602e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.188984s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (107.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.39611e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.107192s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (116.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8436(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   3.429   |   0.000   |   0   
RUN-1001 :   Hold   |   0.130   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.092412s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 284 feed throughs used by 201 nets
PHY-1001 : End commit to database; 1.493828s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 834, reserve = 825, peak = 834.
PHY-1001 : End phase 3; 5.622189s wall, 6.296875s user + 0.093750s system = 6.390625s CPU (113.7%)

PHY-1003 : Routed, final wirelength = 1.39611e+06
PHY-1001 : Current memory(MB): used = 837, reserve = 828, peak = 837.
PHY-1001 : End export database. 0.094384s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.3%)

PHY-1001 : End detail routing;  50.759159s wall, 64.171875s user + 0.437500s system = 64.609375s CPU (127.3%)

RUN-1003 : finish command "route" in  54.224142s wall, 68.390625s user + 0.609375s system = 69.000000s CPU (127.2%)

RUN-1004 : used memory is 837 MB, reserved memory is 828 MB, peak memory is 837 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        54
  #input                   18
  #output                  35
  #inout                    1

Utilization Statistics
#lut                     7319   out of  19600   37.34%
#reg                     2485   out of  19600   12.68%
#le                      7447
  #lut only              4962   out of   7447   66.63%
  #reg only               128   out of   7447    1.72%
  #lut&reg               2357   out of   7447   31.65%
#dsp                        3   out of     29   10.34%
#bram                       3   out of     64    4.69%
  #bram9k                   3
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       52   out of    188   27.66%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                   GCLK               pll                PLL_inst/pll_inst.clkc1                   1405
#2        SDRAM_PLL_inst/clk0_buf                                        GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             187
#3        SWCLK_dup_1                                                    GCLK               io                 SWCLK_syn_2.di                            74
#4        sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             60
#5        SD_CLK_dup_1                                                   GCLK               pll                PLL_inst/pll_inst.clkc2                   56
#6        u3_hdmi_tx/PXLCLK_5X_I                                         GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             26
#7        LED_Interface/light_clk                                        GCLK               mslice             LED_Interface/light_clk_reg_syn_9.q1      15
#8        System_clk_dup_1                                               GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                              GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_130.q1    1
#10       PIXEL_PLL_inst/clk0_buf                                        GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                              GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                    GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT         J4        LVCMOS25          N/A          PULLUP      NONE    
      SWCLK          INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT        M11        LVCMOS25          N/A           N/A        NONE    
   HDMI_CLK_P       OUTPUT        H16        LVCMOS25           8            N/A       ODDRX1   
    HDMI_D0_P       OUTPUT        E12        LVCMOS25           8            N/A       ODDRX1   
    HDMI_D1_P       OUTPUT        H11        LVCMOS25           8            N/A       ODDRX1   
    HDMI_D2_P       OUTPUT        F14        LVCMOS25           8            N/A       ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT        H14        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         B2        LVCMOS25           8            N/A        NONE    
      mosi          OUTPUT         M6        LVCMOS25           8            N/A        NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS25           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS25           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS25           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS25           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS25           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                         |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                              |CortexM0_SoC                                       |7447   |6894    |425     |2489    |11      |3       |
|  AHBlite_SD_inst                |AHBlite_SD                                         |560    |456     |86      |287     |0       |0       |
|    SD_top_inst                  |SD_top                                             |540    |437     |86      |275     |0       |0       |
|      sd_init_inst               |sd_init                                            |155    |115     |25      |77      |0       |0       |
|      sd_rd_ctrl_inst            |sd_rd_ctrl                                         |148    |128     |19      |79      |0       |0       |
|      sd_read_inst               |sd_read                                            |237    |194     |42      |119     |0       |0       |
|  Interconncet                   |AHBlite_Interconnect                               |18     |18      |0       |16      |0       |0       |
|    Decoder                      |AHBlite_Decoder                                    |2      |2       |0       |0       |0       |0       |
|    SlaveMUX                     |AHBlite_SlaveMUX                                   |16     |16      |0       |16      |0       |0       |
|  LED_Interface                  |AHBlite_LED                                        |105    |89      |9       |66      |0       |0       |
|  Matrix_Key_Interface           |AHBlite_Matrix_Key                                 |6      |6       |0       |4       |0       |0       |
|  PIXEL_PLL_inst                 |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                       |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface              |AHBlite_Block_RAM                                  |16     |16      |0       |15      |0       |0       |
|  RAMDATA_Interface              |AHBlite_Block_RAM                                  |40     |40      |0       |14      |0       |0       |
|  RAM_CODE                       |Block_RAM                                          |6      |6       |0       |0       |4       |0       |
|  RAM_DATA                       |Block_RAM                                          |4      |4       |0       |1       |4       |0       |
|  SDRAM_PLL_inst                 |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                  |AHBlite_SEG                                        |56     |46      |5       |32      |0       |0       |
|    smg_inst                     |smg                                                |42     |36      |5       |20      |0       |0       |
|  Timer_Interface                |AHBlite_Timer                                      |83     |65      |18      |46      |0       |0       |
|  kb                             |Keyboard                                           |292    |244     |48      |145     |0       |0       |
|  sdram_rw_top_inst              |sdram_rw_top                                       |668    |477     |119     |349     |3       |0       |
|    SDRAM_inst                   |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                  |sdram_top                                          |668    |477     |119     |349     |3       |0       |
|      u_sdram_controller         |sdram_controller                                   |276    |219     |46      |98      |0       |0       |
|        u_sdram_cmd              |sdram_cmd                                          |60     |60      |0       |20      |0       |0       |
|        u_sdram_ctrl             |sdram_ctrl                                         |187    |133     |46      |49      |0       |0       |
|        u_sdram_data             |sdram_data                                         |29     |26      |0       |29      |0       |0       |
|      u_sdram_fifo_ctrl          |sdram_fifo_ctrl                                    |392    |258     |73      |251     |3       |0       |
|        rdfifo                   |SDRAM_READ_FIFO                                    |129    |72      |27      |98      |1       |0       |
|          ram_inst               |ram_infer_SDRAM_READ_FIFO                          |0      |0       |0       |0       |1       |0       |
|          rd_to_wr_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |32     |18      |0       |32      |0       |0       |
|          wr_to_rd_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |33     |20      |0       |33      |0       |0       |
|        wrfifo                   |SDRAM_WRITE_FIFO                                   |160    |101     |28      |118     |2       |0       |
|          ram_inst               |ram_infer_SDRAM_WRITE_FIFO                         |23     |15      |0       |20      |2       |0       |
|          rd_to_wr_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |37     |20      |0       |37      |0       |0       |
|          wr_to_rd_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |36     |30      |0       |34      |0       |0       |
|  u3_hdmi_tx                     |hdmi_tx                                            |54     |47      |0       |52      |0       |0       |
|    Inst_DVITransmitter          |DVITransmitter                                     |54     |47      |0       |52      |0       |0       |
|      Inst_TMDSEncoder_blue      |TMDSEncoder                                        |17     |17      |0       |15      |0       |0       |
|      Inst_TMDSEncoder_green     |TMDSEncoder                                        |2      |2       |0       |2       |0       |0       |
|      Inst_blue_serializer_10_1  |Serial_N_1_lvds_dat                                |18     |14      |0       |18      |0       |0       |
|      Inst_clk_serializer_10_1   |Serial_N_1_lvds                                    |7      |4       |0       |7       |0       |0       |
|      Inst_green_serializer_10_1 |Serial_N_1_lvds_dat                                |10     |10      |0       |10      |0       |0       |
|  u_logic                        |cortexm0ds_logic                                   |5345   |5262    |66      |1422    |0       |3       |
|  video_driver_inst              |video_driver                                       |169    |95      |74      |27      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4204  
    #2          2       2199  
    #3          3       579   
    #4          4       545   
    #5        5-10      752   
    #6        11-50     470   
    #7       51-100      15   
    #8       101-500     1    
  Average     3.27            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.443500s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (169.9%)

RUN-1004 : used memory is 832 MB, reserved memory is 823 MB, peak memory is 889 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39450, tnet num: 8845, tinst num: 4022, tnode num: 45651, tedge num: 66215.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.364203s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.6%)

RUN-1004 : used memory is 829 MB, reserved memory is 819 MB, peak memory is 889 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8845 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 12 (10 unconstrainted).
TMR-5009 WARNING: No clock constraint on 10 clock net(s): 
		LED_Interface/light_clk_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr
		u3_hdmi_tx/PXLCLK_5X_I
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 4022
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 8847, pip num: 100456
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 284
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3091 valid insts, and 276269 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111000110000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  10.203538s wall, 103.328125s user + 0.265625s system = 103.593750s CPU (1015.3%)

RUN-1004 : used memory is 843 MB, reserved memory is 841 MB, peak memory is 1002 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_143821.log"
