Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 22 13:58:32 2024
| Host         : YashLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/btn0/dbdiv/clk20Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ctrl/btn1/dbdiv/clk20Hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ctrl/hz100clk/clk1KHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.601        0.000                      0                  260        0.243        0.000                      0                  260        4.500        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.601        0.000                      0                  260        0.243        0.000                      0                  260        4.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 mem/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/op1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.042ns  (logic 2.604ns (64.421%)  route 1.438ns (35.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 10.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.601    10.122    mem/RAM_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  mem/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    12.576 r  mem/RAM_reg/DOADO[2]
                         net (fo=1, routed)           0.779    13.355    ctrl/data_out[2]
    SLICE_X9Y15          LUT3 (Prop_lut3_I2_O)        0.150    13.505 r  ctrl/RAM_reg_i_15/O
                         net (fo=4, routed)           0.659    14.164    ctrl/RAM_reg_i_15_n_0
    SLICE_X10Y14         FDRE                                         r  ctrl/op1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.446    14.787    ctrl/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  ctrl/op1_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y14         FDRE (Setup_fdre_C_D)       -0.247    14.765    ctrl/op1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 mem/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/op2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.932ns  (logic 2.604ns (66.234%)  route 1.328ns (33.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 10.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.601    10.122    mem/RAM_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  mem/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    12.576 r  mem/RAM_reg/DOADO[2]
                         net (fo=1, routed)           0.779    13.355    ctrl/data_out[2]
    SLICE_X9Y15          LUT3 (Prop_lut3_I2_O)        0.150    13.505 r  ctrl/RAM_reg_i_15/O
                         net (fo=4, routed)           0.548    14.053    ctrl/RAM_reg_i_15_n_0
    SLICE_X10Y15         FDRE                                         r  ctrl/op2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.445    14.786    ctrl/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  ctrl/op2_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)       -0.247    14.764    ctrl/op2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 mem/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/DVR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.913ns  (logic 2.604ns (66.543%)  route 1.309ns (33.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 10.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.601    10.122    mem/RAM_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  mem/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454    12.576 r  mem/RAM_reg/DOADO[2]
                         net (fo=1, routed)           0.779    13.355    ctrl/data_out[2]
    SLICE_X9Y15          LUT3 (Prop_lut3_I2_O)        0.150    13.505 r  ctrl/RAM_reg_i_15/O
                         net (fo=4, routed)           0.530    14.035    ctrl/RAM_reg_i_15_n_0
    SLICE_X10Y17         FDRE                                         r  ctrl/DVR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.443    14.784    ctrl/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  ctrl/DVR_reg[2]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y17         FDRE (Setup_fdre_C_D)       -0.247    14.762    ctrl/DVR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -14.035    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 mem/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/DVR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.020ns  (logic 2.578ns (64.129%)  route 1.442ns (35.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 10.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.601    10.122    mem/RAM_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  mem/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.576 r  mem/RAM_reg/DOADO[6]
                         net (fo=1, routed)           0.940    13.516    ctrl/data_out[6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I2_O)        0.124    13.640 r  ctrl/RAM_reg_i_11/O
                         net (fo=4, routed)           0.502    14.142    ctrl/RAM_reg_i_11_n_0
    SLICE_X10Y16         FDRE                                         r  ctrl/DVR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.444    14.785    ctrl/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  ctrl/DVR_reg[6]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         FDRE (Setup_fdre_C_D)       -0.028    14.982    ctrl/DVR_reg[6]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 mem/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/DVR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.974ns  (logic 2.578ns (64.877%)  route 1.396ns (35.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 10.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.601    10.122    mem/RAM_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  mem/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    12.576 r  mem/RAM_reg/DOADO[3]
                         net (fo=1, routed)           0.748    13.324    ctrl/data_out[3]
    SLICE_X9Y15          LUT3 (Prop_lut3_I2_O)        0.124    13.448 r  ctrl/RAM_reg_i_14/O
                         net (fo=4, routed)           0.648    14.095    ctrl/RAM_reg_i_14_n_0
    SLICE_X10Y17         FDRE                                         r  ctrl/DVR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.443    14.784    ctrl/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  ctrl/DVR_reg[3]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y17         FDRE (Setup_fdre_C_D)       -0.028    14.981    ctrl/DVR_reg[3]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -14.095    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 mem/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/op2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.878ns  (logic 2.578ns (66.475%)  route 1.300ns (33.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 10.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.601    10.122    mem/RAM_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  mem/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454    12.576 r  mem/RAM_reg/DOADO[6]
                         net (fo=1, routed)           0.940    13.516    ctrl/data_out[6]
    SLICE_X8Y16          LUT3 (Prop_lut3_I2_O)        0.124    13.640 r  ctrl/RAM_reg_i_11/O
                         net (fo=4, routed)           0.360    14.000    ctrl/RAM_reg_i_11_n_0
    SLICE_X10Y15         FDRE                                         r  ctrl/op2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.445    14.786    ctrl/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  ctrl/op2_reg[6]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)       -0.013    14.998    ctrl/op2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 mem/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/op2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.832ns  (logic 2.578ns (67.282%)  route 1.254ns (32.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 10.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.601    10.122    mem/RAM_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  mem/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454    12.576 r  mem/RAM_reg/DOADO[3]
                         net (fo=1, routed)           0.748    13.324    ctrl/data_out[3]
    SLICE_X9Y15          LUT3 (Prop_lut3_I2_O)        0.124    13.448 r  ctrl/RAM_reg_i_14/O
                         net (fo=4, routed)           0.506    13.953    ctrl/RAM_reg_i_14_n_0
    SLICE_X10Y15         FDRE                                         r  ctrl/op2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.445    14.786    ctrl/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  ctrl/op2_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X10Y15         FDRE (Setup_fdre_C_D)       -0.028    14.983    ctrl/op2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 mem/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/DVR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.577ns  (logic 2.570ns (71.851%)  route 1.007ns (28.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 10.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.601    10.122    mem/RAM_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  mem/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.576 r  mem/RAM_reg/DOADO[7]
                         net (fo=1, routed)           0.635    13.211    ctrl/data_out[7]
    SLICE_X8Y16          LUT3 (Prop_lut3_I2_O)        0.116    13.327 r  ctrl/RAM_reg_i_10/O
                         net (fo=4, routed)           0.372    13.699    ctrl/RAM_reg_i_10_n_0
    SLICE_X11Y16         FDRE                                         r  ctrl/DVR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.444    14.785    ctrl/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  ctrl/DVR_reg[7]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)       -0.244    14.766    ctrl/DVR_reg[7]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -13.699    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 mem/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/op1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.580ns  (logic 2.570ns (71.790%)  route 1.010ns (28.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 10.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.601    10.122    mem/RAM_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  mem/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.576 r  mem/RAM_reg/DOADO[7]
                         net (fo=1, routed)           0.635    13.211    ctrl/data_out[7]
    SLICE_X8Y16          LUT3 (Prop_lut3_I2_O)        0.116    13.327 r  ctrl/RAM_reg_i_10/O
                         net (fo=4, routed)           0.375    13.702    ctrl/RAM_reg_i_10_n_0
    SLICE_X9Y17          FDRE                                         r  ctrl/op1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.442    14.783    ctrl/clk_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  ctrl/op1_reg[7]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X9Y17          FDRE (Setup_fdre_C_D)       -0.247    14.775    ctrl/op1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 mem/RAM_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/op2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.580ns  (logic 2.570ns (71.790%)  route 1.010ns (28.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns = ( 10.122 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.601    10.122    mem/RAM_reg_0
    RAMB18_X0Y6          RAMB18E1                                     r  mem/RAM_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454    12.576 r  mem/RAM_reg/DOADO[7]
                         net (fo=1, routed)           0.635    13.211    ctrl/data_out[7]
    SLICE_X8Y16          LUT3 (Prop_lut3_I2_O)        0.116    13.327 r  ctrl/RAM_reg_i_10/O
                         net (fo=4, routed)           0.375    13.702    ctrl/RAM_reg_i_10_n_0
    SLICE_X8Y17          FDRE                                         r  ctrl/op2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.442    14.783    ctrl/clk_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  ctrl/op2_reg[7]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)       -0.217    14.805    ctrl/op2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                  1.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ctrl/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/op1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.201%)  route 0.138ns (39.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.562     1.445    ctrl/clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  ctrl/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ctrl/data_out_reg[4]/Q
                         net (fo=1, routed)           0.138     1.747    ctrl/data_out_ctrl[4]
    SLICE_X9Y16          LUT3 (Prop_lut3_I1_O)        0.045     1.792 r  ctrl/RAM_reg_i_13/O
                         net (fo=4, routed)           0.000     1.792    ctrl/RAM_reg_i_13_n_0
    SLICE_X9Y16          FDRE                                         r  ctrl/op1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.829     1.956    ctrl/clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  ctrl/op1_reg[4]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.091     1.549    ctrl/op1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ctrl/SPR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/SPR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.565     1.448    ctrl/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  ctrl/SPR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ctrl/SPR_reg[4]/Q
                         net (fo=10, routed)          0.161     1.774    ctrl/btn0/sp/Q[4]
    SLICE_X10Y9          LUT5 (Prop_lut5_I3_O)        0.045     1.819 r  ctrl/btn0/sp/SPR[4]_i_1/O
                         net (fo=1, routed)           0.000     1.819    ctrl/btn0_n_5
    SLICE_X10Y9          FDRE                                         r  ctrl/SPR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.835     1.962    ctrl/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  ctrl/SPR_reg[4]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.121     1.569    ctrl/SPR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ctrl/hz100clk/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/hz100clk/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.471    ctrl/hz100clk/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  ctrl/hz100clk/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ctrl/hz100clk/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.729    ctrl/hz100clk/counter_reg_n_0_[12]
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  ctrl/hz100clk/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.837    ctrl/hz100clk/counter0_carry__1_n_4
    SLICE_X65Y31         FDRE                                         r  ctrl/hz100clk/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.857     1.984    ctrl/hz100clk/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  ctrl/hz100clk/counter_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    ctrl/hz100clk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ctrl/hz100clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/hz100clk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.587     1.470    ctrl/hz100clk/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  ctrl/hz100clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ctrl/hz100clk/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.728    ctrl/hz100clk/counter_reg_n_0_[8]
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  ctrl/hz100clk/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.836    ctrl/hz100clk/counter0_carry__0_n_4
    SLICE_X65Y30         FDRE                                         r  ctrl/hz100clk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.856     1.983    ctrl/hz100clk/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  ctrl/hz100clk/counter_reg[8]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    ctrl/hz100clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ctrl/is_add_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/is_add_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.562     1.445    ctrl/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  ctrl/is_add_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ctrl/is_add_reg/Q
                         net (fo=2, routed)           0.174     1.783    ctrl/btn0/sp/data_out_reg[0]
    SLICE_X8Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  ctrl/btn0/sp/is_add_i_1/O
                         net (fo=1, routed)           0.000     1.828    ctrl/btn0_n_2
    SLICE_X8Y13          FDRE                                         r  ctrl/is_add_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.831     1.958    ctrl/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  ctrl/is_add_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.120     1.565    ctrl/is_add_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ctrl/hz100clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/hz100clk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.469    ctrl/hz100clk/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ctrl/hz100clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ctrl/hz100clk/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.729    ctrl/hz100clk/counter_reg_n_0_[4]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  ctrl/hz100clk/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.837    ctrl/hz100clk/counter0_carry_n_4
    SLICE_X65Y29         FDRE                                         r  ctrl/hz100clk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.855     1.982    ctrl/hz100clk/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  ctrl/hz100clk/counter_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    ctrl/hz100clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ctrl/btn0/dbdiv/clk20Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/btn0/dbdiv/clk20Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.589     1.472    ctrl/btn0/dbdiv/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  ctrl/btn0/dbdiv/clk20Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ctrl/btn0/dbdiv/clk20Hz_reg/Q
                         net (fo=3, routed)           0.168     1.781    ctrl/btn0/dbdiv/clk20Hz_reg_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  ctrl/btn0/dbdiv/clk20Hz_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    ctrl/btn0/dbdiv/clk20Hz_i_1__0_n_0
    SLICE_X7Y15          FDRE                                         r  ctrl/btn0/dbdiv/clk20Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.858     1.985    ctrl/btn0/dbdiv/clk_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  ctrl/btn0/dbdiv/clk20Hz_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.091     1.563    ctrl/btn0/dbdiv/clk20Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ctrl/btn1/dbdiv/clk20Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/btn1/dbdiv/clk20Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.589     1.472    ctrl/btn1/dbdiv/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  ctrl/btn1/dbdiv/clk20Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ctrl/btn1/dbdiv/clk20Hz_reg/Q
                         net (fo=3, routed)           0.168     1.781    ctrl/btn1/dbdiv/clk20Hz
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  ctrl/btn1/dbdiv/clk20Hz_i_1/O
                         net (fo=1, routed)           0.000     1.826    ctrl/btn1/dbdiv/clk20Hz_i_1_n_0
    SLICE_X5Y14          FDRE                                         r  ctrl/btn1/dbdiv/clk20Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     1.986    ctrl/btn1/dbdiv/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  ctrl/btn1/dbdiv/clk20Hz_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.091     1.563    ctrl/btn1/dbdiv/clk20Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ctrl/hz100clk/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/hz100clk/counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.587     1.470    ctrl/hz100clk/clk_IBUF_BUFG
    SLICE_X64Y30         FDSE                                         r  ctrl/hz100clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDSE (Prop_fdse_C_Q)         0.164     1.634 f  ctrl/hz100clk/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.809    ctrl/hz100clk/counter_reg_n_0_[0]
    SLICE_X64Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  ctrl/hz100clk/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.854    ctrl/hz100clk/counter[0]_i_1__1_n_0
    SLICE_X64Y30         FDSE                                         r  ctrl/hz100clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.856     1.983    ctrl/hz100clk/clk_IBUF_BUFG
    SLICE_X64Y30         FDSE                                         r  ctrl/hz100clk/counter_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y30         FDSE (Hold_fdse_C_D)         0.120     1.590    ctrl/hz100clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ctrl/btn0/dbdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/btn0/dbdiv/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.589     1.472    ctrl/btn0/dbdiv/clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  ctrl/btn0/dbdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  ctrl/btn0/dbdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.126     1.762    ctrl/btn0/dbdiv/counter_reg_n_0_[11]
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  ctrl/btn0/dbdiv/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.872    ctrl/btn0/dbdiv/counter0_carry__1_n_5
    SLICE_X6Y14          FDRE                                         r  ctrl/btn0/dbdiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     1.986    ctrl/btn0/dbdiv/clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  ctrl/btn0/dbdiv/counter_reg[11]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.134     1.606    ctrl/btn0/dbdiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    mem/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y10    ctrl/DAR_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y10    ctrl/DAR_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y11   ctrl/DAR_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y10    ctrl/DAR_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y12    ctrl/DAR_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y10   ctrl/DAR_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y11    ctrl/DAR_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y16   ctrl/DVR_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    ctrl/DAR_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    ctrl/DAR_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    ctrl/DAR_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    ctrl/DAR_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   ctrl/DAR_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   ctrl/DAR_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    ctrl/DAR_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    ctrl/DAR_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12    ctrl/DAR_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12    ctrl/DAR_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    ctrl/DAR_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    ctrl/DAR_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    ctrl/DAR_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    ctrl/DAR_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   ctrl/DAR_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   ctrl/DAR_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    ctrl/DAR_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y10    ctrl/DAR_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12    ctrl/DAR_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12    ctrl/DAR_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.530ns  (logic 4.173ns (39.635%)  route 6.356ns (60.365%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           2.984     3.502    ctrl/nolabel_line60/state_reg_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.626 r  ctrl/nolabel_line60/segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.373     6.998    segs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.530 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.530    segs[6]
    U7                                                                r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.130ns  (logic 4.178ns (41.238%)  route 5.953ns (58.762%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           2.677     3.195    ctrl/nolabel_line60/state_reg_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.124     3.319 r  ctrl/nolabel_line60/segs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.275     6.595    segs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.130 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.130    segs[3]
    V8                                                                r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 4.162ns (41.569%)  route 5.850ns (58.431%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           2.798     3.316    ctrl/nolabel_line60/state_reg_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.440 r  ctrl/nolabel_line60/segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.052     6.492    segs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.012 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.012    segs[4]
    U5                                                                r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.979ns  (logic 4.177ns (41.861%)  route 5.801ns (58.139%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           2.455     2.973    ctrl/nolabel_line60/state_reg_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.124     3.097 r  ctrl/nolabel_line60/segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.346     6.443    segs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.979 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.979    segs[2]
    U8                                                                r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.780ns  (logic 4.153ns (42.460%)  route 5.627ns (57.540%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           2.279     2.797    ctrl/nolabel_line60/state_reg_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I4_O)        0.124     2.921 r  ctrl/nolabel_line60/segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.349     6.269    segs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.780 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.780    segs[0]
    W7                                                                r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.622ns  (logic 4.146ns (43.092%)  route 5.476ns (56.908%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           2.420     2.938    ctrl/nolabel_line60/state_reg_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.124     3.062 r  ctrl/nolabel_line60/segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.056     6.118    segs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.622 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.622    segs[5]
    V5                                                                r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 4.171ns (45.020%)  route 5.094ns (54.980%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           2.193     2.711    ctrl/nolabel_line60/state_reg_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I4_O)        0.124     2.835 r  ctrl/nolabel_line60/segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.901     5.736    segs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.265 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.265    segs[1]
    W6                                                                r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.354ns  (logic 4.141ns (65.169%)  route 2.213ns (34.831%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           0.548     1.066    ctrl/nolabel_line60/state_reg_0
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.124     1.190 r  ctrl/nolabel_line60/an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.666     2.855    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.354 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.354    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.896ns  (logic 4.021ns (68.194%)  route 1.875ns (31.806%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           1.875     2.393    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.896 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.896    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            ctrl/btn1/db/Qa_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 1.451ns (61.303%)  route 0.916ns (38.697%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btns_IBUF[1]_inst/O
                         net (fo=1, routed)           0.916     2.367    ctrl/btn1/db/btns_IBUF[0]
    SLICE_X5Y15          FDRE                                         r  ctrl/btn1/db/Qa_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/btn0/db/Qa_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/btn0/db/Qb_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  ctrl/btn0/db/Qa_reg/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/btn0/db/Qa_reg/Q
                         net (fo=1, routed)           0.170     0.334    ctrl/btn0/db/Qa_reg_n_0
    SLICE_X2Y16          FDRE                                         r  ctrl/btn0/db/Qb_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/btn1/db/Qa_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/btn1/db/Qb_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  ctrl/btn1/db/Qa_reg/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl/btn1/db/Qa_reg/Q
                         net (fo=1, routed)           0.200     0.341    ctrl/btn1/db/Qa
    SLICE_X5Y15          FDRE                                         r  ctrl/btn1/db/Qb_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/nolabel_line60/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           0.190     0.354    ctrl/nolabel_line60/state_reg_0
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.399 r  ctrl/nolabel_line60/an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.399    ctrl/nolabel_line60/an_OBUF[0]
    SLICE_X64Y28         FDRE                                         r  ctrl/nolabel_line60/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btns[1]
                            (input port)
  Destination:            ctrl/btn1/db/Qa_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.219ns (38.321%)  route 0.353ns (61.679%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btns[1] (IN)
                         net (fo=0)                   0.000     0.000    btns[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btns_IBUF[1]_inst/O
                         net (fo=1, routed)           0.353     0.572    ctrl/btn1/db/btns_IBUF[0]
    SLICE_X5Y15          FDRE                                         r  ctrl/btn1/db/Qa_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btns[0]
                            (input port)
  Destination:            ctrl/btn0/db/Qa_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.219ns (37.753%)  route 0.362ns (62.247%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btns[0] (IN)
                         net (fo=0)                   0.000     0.000    btns[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btns_IBUF[0]_inst/O
                         net (fo=1, routed)           0.362     0.581    ctrl/btn0/db/btns_IBUF[0]
    SLICE_X2Y16          FDRE                                         r  ctrl/btn0/db/Qa_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.368ns (76.071%)  route 0.430ns (23.929%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           0.430     0.594    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.798 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.798    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.409ns (72.961%)  route 0.522ns (27.039%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           0.190     0.354    ctrl/nolabel_line60/state_reg_0
    SLICE_X64Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.399 r  ctrl/nolabel_line60/an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.333     0.731    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.932 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.932    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.465ns  (logic 1.439ns (41.530%)  route 2.026ns (58.470%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           1.088     1.252    ctrl/nolabel_line60/state_reg_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.297 r  ctrl/nolabel_line60/segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.938     2.235    segs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.465 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.465    segs[1]
    W6                                                                r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.627ns  (logic 1.415ns (38.998%)  route 2.213ns (61.002%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           1.158     1.322    ctrl/nolabel_line60/state_reg_0
    SLICE_X10Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.367 r  ctrl/nolabel_line60/segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.055     2.422    segs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.627 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.627    segs[5]
    V5                                                                r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/nolabel_line60/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.698ns  (logic 1.421ns (38.417%)  route 2.277ns (61.583%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE                         0.000     0.000 r  ctrl/nolabel_line60/state_reg/C
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/nolabel_line60/state_reg/Q
                         net (fo=9, routed)           1.100     1.264    ctrl/nolabel_line60/state_reg_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.309 r  ctrl/nolabel_line60/segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.178     2.486    segs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.698 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.698    segs[0]
    W7                                                                r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/DVR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.469ns  (logic 4.277ns (45.167%)  route 5.192ns (54.833%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.560     5.081    ctrl/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  ctrl/DVR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  ctrl/DVR_reg[3]/Q
                         net (fo=7, routed)           1.185     6.784    ctrl/DVR_reg_n_0_[3]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.908 r  ctrl/segs_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.658     7.567    ctrl/nolabel_line60/onesDigit[0]
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.691 r  ctrl/nolabel_line60/segs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.349    11.039    segs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.550 r  segs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.550    segs[0]
    W7                                                                r  segs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DVR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.398ns  (logic 4.554ns (48.452%)  route 4.845ns (51.548%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.560     5.081    ctrl/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  ctrl/DVR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  ctrl/DVR_reg[2]/Q
                         net (fo=7, routed)           0.992     6.591    ctrl/DVR_reg_n_0_[2]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.152     6.743 r  ctrl/segs_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.577     7.320    ctrl/nolabel_line60/onesDigit[3]
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.348     7.668 r  ctrl/nolabel_line60/segs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.275    10.944    segs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.480 r  segs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.480    segs[3]
    V8                                                                r  segs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DVR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.295ns  (logic 4.301ns (46.273%)  route 4.994ns (53.727%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.560     5.081    ctrl/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  ctrl/DVR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  ctrl/DVR_reg[2]/Q
                         net (fo=7, routed)           0.992     6.591    ctrl/DVR_reg_n_0_[2]
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.715 r  ctrl/segs_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.656     7.371    ctrl/nolabel_line60/onesDigit[2]
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.495 r  ctrl/nolabel_line60/segs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.346    10.841    segs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.376 r  segs_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.376    segs[2]
    U8                                                                r  segs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DVR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.076ns  (logic 4.521ns (49.815%)  route 4.555ns (50.185%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.560     5.081    ctrl/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  ctrl/DVR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  ctrl/DVR_reg[3]/Q
                         net (fo=7, routed)           1.185     6.784    ctrl/DVR_reg_n_0_[3]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.146     6.930 r  ctrl/segs_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.469     7.399    ctrl/nolabel_line60/onesDigit[1]
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.328     7.727 r  ctrl/nolabel_line60/segs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.901    10.628    segs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.157 r  segs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.157    segs[1]
    W6                                                                r  segs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DVR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.762ns  (logic 4.297ns (49.045%)  route 4.465ns (50.955%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.561     5.082    ctrl/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  ctrl/DVR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  ctrl/DVR_reg[0]/Q
                         net (fo=7, routed)           0.659     6.259    ctrl/DVR_reg_n_0_[0]
    SLICE_X11Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.383 r  ctrl/segs_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.433     6.816    ctrl/nolabel_line60/onesDigit[6]
    SLICE_X11Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.940 r  ctrl/nolabel_line60/segs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.373    10.313    segs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.844 r  segs_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.844    segs[6]
    U7                                                                r  segs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DVR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.689ns  (logic 4.496ns (51.750%)  route 4.192ns (48.250%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.560     5.081    ctrl/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  ctrl/DVR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  ctrl/DVR_reg[2]/Q
                         net (fo=7, routed)           0.684     6.284    ctrl/DVR_reg_n_0_[2]
    SLICE_X10Y17         LUT4 (Prop_lut4_I1_O)        0.146     6.430 r  ctrl/segs_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.452     6.882    ctrl/nolabel_line60/onesDigit[5]
    SLICE_X10Y17         LUT6 (Prop_lut6_I5_O)        0.328     7.210 r  ctrl/nolabel_line60/segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.056    10.266    segs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.770 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.770    segs[5]
    V5                                                                r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/SPR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 4.503ns (51.977%)  route 4.160ns (48.023%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.567     5.088    ctrl/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  ctrl/SPR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  ctrl/SPR_reg[4]/Q
                         net (fo=10, routed)          1.355     6.961    ctrl/SPR_reg_n_0_[4]
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.124     7.085 r  ctrl/leds_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.615     7.699    ctrl/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X10Y11         LUT2 (Prop_lut2_I1_O)        0.153     7.852 r  ctrl/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.191    10.043    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.708    13.751 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.751    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DVR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.309ns  (logic 4.286ns (51.583%)  route 4.023ns (48.417%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.560     5.081    ctrl/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  ctrl/DVR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  ctrl/DVR_reg[2]/Q
                         net (fo=7, routed)           0.684     6.284    ctrl/DVR_reg_n_0_[2]
    SLICE_X10Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.408 r  ctrl/segs_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.286     6.694    ctrl/nolabel_line60/onesDigit[4]
    SLICE_X10Y17         LUT6 (Prop_lut6_I5_O)        0.124     6.818 r  ctrl/nolabel_line60/segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.052     9.870    segs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.390 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.390    segs[4]
    U5                                                                r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DAR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.221ns  (logic 4.048ns (56.054%)  route 3.173ns (43.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.567     5.088    ctrl/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  ctrl/DAR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  ctrl/DAR_reg[1]/Q
                         net (fo=15, routed)          3.173     8.780    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.309 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.309    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DAR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.639ns  (logic 3.957ns (59.601%)  route 2.682ns (40.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.566     5.087    ctrl/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  ctrl/DAR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  ctrl/DAR_reg[2]/Q
                         net (fo=13, routed)          2.682     8.225    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.726 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.726    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/DAR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.348ns (71.933%)  route 0.526ns (28.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.591     1.474    ctrl/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  ctrl/DAR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ctrl/DAR_reg[6]/Q
                         net (fo=5, routed)           0.526     2.141    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.348 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.348    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DAR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.374ns (70.168%)  route 0.584ns (29.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.563     1.446    ctrl/clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  ctrl/DAR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  ctrl/DAR_reg[4]/Q
                         net (fo=7, routed)           0.584     2.194    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.404 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.404    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DAR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.374ns (69.006%)  route 0.617ns (30.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.564     1.447    ctrl/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  ctrl/DAR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ctrl/DAR_reg[3]/Q
                         net (fo=10, routed)          0.617     2.228    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.438 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.438    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DAR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.370ns (68.408%)  route 0.633ns (31.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.564     1.447    ctrl/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  ctrl/DAR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ctrl/DAR_reg[0]/Q
                         net (fo=16, routed)          0.633     2.244    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.450 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.450    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DAR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.380ns (67.845%)  route 0.654ns (32.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.564     1.447    ctrl/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  ctrl/DAR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ctrl/DAR_reg[5]/Q
                         net (fo=7, routed)           0.654     2.265    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.480 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.480    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DAR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.343ns (61.157%)  route 0.853ns (38.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.564     1.447    ctrl/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  ctrl/DAR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ctrl/DAR_reg[2]/Q
                         net (fo=13, routed)          0.853     2.441    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.643 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.643    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/SPR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.477ns (63.505%)  route 0.849ns (36.495%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.564     1.447    ctrl/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  ctrl/SPR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ctrl/SPR_reg[6]/Q
                         net (fo=5, routed)           0.246     1.857    ctrl/SPR_reg_n_0_[6]
    SLICE_X10Y11         LUT2 (Prop_lut2_I0_O)        0.043     1.900 r  ctrl/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.603     2.503    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.270     3.773 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.773    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DAR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.395ns (57.250%)  route 1.041ns (42.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.564     1.447    ctrl/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  ctrl/DAR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ctrl/DAR_reg[1]/Q
                         net (fo=15, routed)          1.041     2.652    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.883 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.883    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DVR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.415ns (53.587%)  route 1.225ns (46.413%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.561     1.444    ctrl/clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  ctrl/DVR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  ctrl/DVR_reg[4]/Q
                         net (fo=7, routed)           0.171     1.779    ctrl/nolabel_line60/sel0[0]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  ctrl/nolabel_line60/segs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.055     2.878    segs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.084 r  segs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.084    segs[5]
    V5                                                                r  segs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl/DVR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.447ns (53.873%)  route 1.239ns (46.127%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.561     1.444    ctrl/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  ctrl/DVR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  ctrl/DVR_reg[7]/Q
                         net (fo=7, routed)           0.200     1.772    ctrl/nolabel_line60/sel0[3]
    SLICE_X10Y17         LUT6 (Prop_lut6_I0_O)        0.098     1.870 r  ctrl/nolabel_line60/segs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.039     2.909    segs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.130 r  segs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.130    segs[4]
    U5                                                                r  segs[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            ctrl/DAR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 2.183ns (37.244%)  route 3.678ns (62.756%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btns_IBUF[3]_inst/O
                         net (fo=30, routed)          2.239     3.693    ctrl/btn1/db/btns_IBUF[2]
    SLICE_X9Y12          LUT5 (Prop_lut5_I1_O)        0.149     3.842 r  ctrl/btn1/db/DAR[5]_i_4/O
                         net (fo=2, routed)           0.439     4.281    ctrl/btn1/db/DAR[5]_i_4_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.332     4.613 r  ctrl/btn1/db/DAR[5]_i_3/O
                         net (fo=2, routed)           0.455     5.068    ctrl/btn1/db/SPR_reg[4]
    SLICE_X10Y11         LUT3 (Prop_lut3_I2_O)        0.124     5.192 r  ctrl/btn1/db/DAR[6]_i_6/O
                         net (fo=1, routed)           0.545     5.737    ctrl/btn1/db/DAR[6]_i_6_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.124     5.861 r  ctrl/btn1/db/DAR[6]_i_2/O
                         net (fo=1, routed)           0.000     5.861    ctrl/p_0_in[6]
    SLICE_X7Y11          FDRE                                         r  ctrl/DAR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.514     4.855    ctrl/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  ctrl/DAR_reg[6]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            ctrl/SPR_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.694ns  (logic 1.717ns (30.162%)  route 3.976ns (69.838%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btns_IBUF[2]_inst/O
                         net (fo=28, routed)          2.329     3.770    ctrl/btn0/sp/btns_IBUF[0]
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.894 r  ctrl/btn0/sp/SPR[6]_i_3/O
                         net (fo=1, routed)           0.670     4.564    ctrl/btn0/sp/SPR[6]_i_3_n_0
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.152     4.716 r  ctrl/btn0/sp/SPR[6]_i_1/O
                         net (fo=7, routed)           0.978     5.694    ctrl/btn0_n_14
    SLICE_X9Y9           FDRE                                         r  ctrl/SPR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.448     4.789    ctrl/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  ctrl/SPR_reg[3]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            ctrl/SPR_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.694ns  (logic 1.717ns (30.162%)  route 3.976ns (69.838%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btns_IBUF[2]_inst/O
                         net (fo=28, routed)          2.329     3.770    ctrl/btn0/sp/btns_IBUF[0]
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.894 r  ctrl/btn0/sp/SPR[6]_i_3/O
                         net (fo=1, routed)           0.670     4.564    ctrl/btn0/sp/SPR[6]_i_3_n_0
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.152     4.716 r  ctrl/btn0/sp/SPR[6]_i_1/O
                         net (fo=7, routed)           0.978     5.694    ctrl/btn0_n_14
    SLICE_X9Y9           FDRE                                         r  ctrl/SPR_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.448     4.789    ctrl/clk_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  ctrl/SPR_reg[5]/C

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            ctrl/DAR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.546ns  (logic 1.950ns (35.156%)  route 3.596ns (64.844%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btns_IBUF[3]_inst/O
                         net (fo=30, routed)          2.239     3.693    ctrl/btn1/db/btns_IBUF[2]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.817 r  ctrl/btn1/db/DAR[6]_i_3/O
                         net (fo=3, routed)           0.464     4.281    ctrl/btn1/db/DAR[6]_i_3_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.405 r  ctrl/btn1/db/DAR[3]_i_3/O
                         net (fo=1, routed)           0.466     4.871    ctrl/btn1/sp/DAR_reg[3]
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124     4.995 r  ctrl/btn1/sp/DAR[3]_i_2/O
                         net (fo=1, routed)           0.427     5.422    ctrl/btn1/sp/DAR[3]_i_2_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.546 r  ctrl/btn1/sp/DAR[3]_i_1/O
                         net (fo=1, routed)           0.000     5.546    ctrl/p_0_in[3]
    SLICE_X8Y10          FDRE                                         r  ctrl/DAR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.448     4.789    ctrl/clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  ctrl/DAR_reg[3]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            ctrl/address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.418ns  (logic 2.135ns (39.410%)  route 3.283ns (60.590%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btns_IBUF[2]_inst/O
                         net (fo=28, routed)          2.467     3.908    ctrl/btn1/sp/btns_IBUF[0]
    SLICE_X11Y11         LUT4 (Prop_lut4_I3_O)        0.150     4.058 r  ctrl/btn1/sp/address[0]_i_3/O
                         net (fo=2, routed)           0.816     4.874    ctrl/btn1/sp/Q_reg_3
    SLICE_X11Y12         LUT5 (Prop_lut5_I1_O)        0.332     5.206 r  ctrl/btn1/sp/address[2]_i_3/O
                         net (fo=1, routed)           0.000     5.206    ctrl/btn1/sp/address[2]_i_3_n_0
    SLICE_X11Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     5.418 r  ctrl/btn1/sp/address_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.418    ctrl/btn1_n_16
    SLICE_X11Y12         FDRE                                         r  ctrl/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.447     4.788    ctrl/clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  ctrl/address_reg[2]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            ctrl/SPR_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.717ns (32.057%)  route 3.640ns (67.943%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btns_IBUF[2]_inst/O
                         net (fo=28, routed)          2.329     3.770    ctrl/btn0/sp/btns_IBUF[0]
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.894 r  ctrl/btn0/sp/SPR[6]_i_3/O
                         net (fo=1, routed)           0.670     4.564    ctrl/btn0/sp/SPR[6]_i_3_n_0
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.152     4.716 r  ctrl/btn0/sp/SPR[6]_i_1/O
                         net (fo=7, routed)           0.641     5.357    ctrl/btn0_n_14
    SLICE_X10Y9          FDRE                                         r  ctrl/SPR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.449     4.790    ctrl/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  ctrl/SPR_reg[1]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            ctrl/SPR_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.717ns (32.057%)  route 3.640ns (67.943%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btns_IBUF[2]_inst/O
                         net (fo=28, routed)          2.329     3.770    ctrl/btn0/sp/btns_IBUF[0]
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.894 r  ctrl/btn0/sp/SPR[6]_i_3/O
                         net (fo=1, routed)           0.670     4.564    ctrl/btn0/sp/SPR[6]_i_3_n_0
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.152     4.716 r  ctrl/btn0/sp/SPR[6]_i_1/O
                         net (fo=7, routed)           0.641     5.357    ctrl/btn0_n_14
    SLICE_X10Y9          FDRE                                         r  ctrl/SPR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.449     4.790    ctrl/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  ctrl/SPR_reg[2]/C

Slack:                    inf
  Source:                 btns[2]
                            (input port)
  Destination:            ctrl/SPR_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.717ns (32.057%)  route 3.640ns (67.943%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btns[2] (IN)
                         net (fo=0)                   0.000     0.000    btns[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btns_IBUF[2]_inst/O
                         net (fo=28, routed)          2.329     3.770    ctrl/btn0/sp/btns_IBUF[0]
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.124     3.894 r  ctrl/btn0/sp/SPR[6]_i_3/O
                         net (fo=1, routed)           0.670     4.564    ctrl/btn0/sp/SPR[6]_i_3_n_0
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.152     4.716 r  ctrl/btn0/sp/SPR[6]_i_1/O
                         net (fo=7, routed)           0.641     5.357    ctrl/btn0_n_14
    SLICE_X10Y9          FDRE                                         r  ctrl/SPR_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.449     4.790    ctrl/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  ctrl/SPR_reg[4]/C

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            ctrl/DAR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.325ns  (logic 2.059ns (38.660%)  route 3.267ns (61.340%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btns_IBUF[3]_inst/O
                         net (fo=30, routed)          2.239     3.693    ctrl/btn1/db/btns_IBUF[2]
    SLICE_X9Y12          LUT5 (Prop_lut5_I1_O)        0.149     3.842 r  ctrl/btn1/db/DAR[5]_i_4/O
                         net (fo=2, routed)           0.439     4.281    ctrl/btn1/db/DAR[5]_i_4_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.332     4.613 r  ctrl/btn1/db/DAR[5]_i_3/O
                         net (fo=2, routed)           0.589     5.201    ctrl/btn1/sp/DAR_reg[5]_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I3_O)        0.124     5.325 r  ctrl/btn1/sp/DAR[5]_i_1/O
                         net (fo=1, routed)           0.000     5.325    ctrl/p_0_in[5]
    SLICE_X10Y10         FDRE                                         r  ctrl/DAR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.449     4.790    ctrl/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  ctrl/DAR_reg[5]/C

Slack:                    inf
  Source:                 btns[3]
                            (input port)
  Destination:            ctrl/DAR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.826ns (34.633%)  route 3.446ns (65.367%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btns[3] (IN)
                         net (fo=0)                   0.000     0.000    btns[3]
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btns_IBUF[3]_inst/O
                         net (fo=30, routed)          2.081     3.535    ctrl/btn1/db/btns_IBUF[2]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.124     3.659 f  ctrl/btn1/db/DAR[5]_i_5/O
                         net (fo=4, routed)           0.468     4.127    ctrl/btn1/db/DAR[5]_i_5_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.251 r  ctrl/btn1/db/DAR[4]_i_2/O
                         net (fo=1, routed)           0.897     5.148    ctrl/btn1/db/DAR[4]_i_2_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     5.272 r  ctrl/btn1/db/DAR[4]_i_1/O
                         net (fo=1, routed)           0.000     5.272    ctrl/p_0_in[4]
    SLICE_X8Y12          FDRE                                         r  ctrl/DAR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.446     4.787    ctrl/clk_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  ctrl/DAR_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl/btn1/db/Qb_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/is_sub_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.231ns (39.167%)  route 0.359ns (60.833%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  ctrl/btn1/db/Qb_reg/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl/btn1/db/Qb_reg/Q
                         net (fo=14, routed)          0.270     0.411    ctrl/btn1/sp/Q_reg_5
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.456 r  ctrl/btn1/sp/is_sub_i_2/O
                         net (fo=1, routed)           0.089     0.545    ctrl/btn1/sp/is_sub_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.045     0.590 r  ctrl/btn1/sp/is_sub_i_1/O
                         net (fo=1, routed)           0.000     0.590    ctrl/btn1_n_2
    SLICE_X8Y14          FDRE                                         r  ctrl/is_sub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.831     1.958    ctrl/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  ctrl/is_sub_reg/C

Slack:                    inf
  Source:                 ctrl/btn1/db/Qb_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/btn1/sp/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.078%)  route 0.498ns (77.922%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  ctrl/btn1/db/Qb_reg/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ctrl/btn1/db/Qb_reg/Q
                         net (fo=14, routed)          0.498     0.639    ctrl/btn1/sp/Q_reg_5
    SLICE_X11Y14         FDRE                                         r  ctrl/btn1/sp/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.831     1.958    ctrl/btn1/sp/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  ctrl/btn1/sp/Q_reg/C

Slack:                    inf
  Source:                 ctrl/btn0/db/Qb_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/btn0/sp/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.164ns (24.872%)  route 0.495ns (75.128%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  ctrl/btn0/db/Qb_reg/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/btn0/db/Qb_reg/Q
                         net (fo=15, routed)          0.495     0.659    ctrl/btn0/sp/Q_reg_2
    SLICE_X9Y12          FDRE                                         r  ctrl/btn0/sp/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.832     1.959    ctrl/btn0/sp/clk_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  ctrl/btn0/sp/Q_reg/C

Slack:                    inf
  Source:                 swtchs[1]
                            (input port)
  Destination:            ctrl/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.274ns (35.185%)  route 0.505ns (64.815%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swtchs[1] (IN)
                         net (fo=0)                   0.000     0.000    swtchs[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swtchs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.505     0.735    ctrl/swtchs_IBUF[1]
    SLICE_X9Y13          LUT5 (Prop_lut5_I0_O)        0.045     0.780 r  ctrl/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.780    ctrl/data_out[1]_i_1_n_0
    SLICE_X9Y13          FDRE                                         r  ctrl/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.831     1.958    ctrl/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  ctrl/data_out_reg[1]/C

Slack:                    inf
  Source:                 ctrl/btn0/db/Qb_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.579%)  route 0.577ns (73.421%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  ctrl/btn0/db/Qb_reg/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/btn0/db/Qb_reg/Q
                         net (fo=15, routed)          0.449     0.613    ctrl/btn0/db/Qb_reg_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.658 r  ctrl/btn0/db/address[6]_i_1/O
                         net (fo=7, routed)           0.128     0.786    ctrl/btn0_n_16
    SLICE_X9Y10          FDRE                                         r  ctrl/address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.834     1.961    ctrl/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  ctrl/address_reg[1]/C

Slack:                    inf
  Source:                 ctrl/btn0/db/Qb_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/address_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.579%)  route 0.577ns (73.421%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  ctrl/btn0/db/Qb_reg/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/btn0/db/Qb_reg/Q
                         net (fo=15, routed)          0.449     0.613    ctrl/btn0/db/Qb_reg_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.658 r  ctrl/btn0/db/address[6]_i_1/O
                         net (fo=7, routed)           0.128     0.786    ctrl/btn0_n_16
    SLICE_X9Y10          FDRE                                         r  ctrl/address_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.834     1.961    ctrl/clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  ctrl/address_reg[5]/C

Slack:                    inf
  Source:                 ctrl/btn0/db/Qb_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.201%)  route 0.589ns (73.799%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  ctrl/btn0/db/Qb_reg/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/btn0/db/Qb_reg/Q
                         net (fo=15, routed)          0.449     0.613    ctrl/btn0/db/Qb_reg_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.658 r  ctrl/btn0/db/address[6]_i_1/O
                         net (fo=7, routed)           0.139     0.798    ctrl/btn0_n_16
    SLICE_X8Y11          FDRE                                         r  ctrl/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.834     1.961    ctrl/clk_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  ctrl/address_reg[0]/C

Slack:                    inf
  Source:                 ctrl/btn0/db/Qb_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.201%)  route 0.589ns (73.799%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  ctrl/btn0/db/Qb_reg/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/btn0/db/Qb_reg/Q
                         net (fo=15, routed)          0.449     0.613    ctrl/btn0/db/Qb_reg_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.658 r  ctrl/btn0/db/address[6]_i_1/O
                         net (fo=7, routed)           0.139     0.798    ctrl/btn0_n_16
    SLICE_X8Y11          FDRE                                         r  ctrl/address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.834     1.961    ctrl/clk_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  ctrl/address_reg[4]/C

Slack:                    inf
  Source:                 ctrl/btn0/db/Qb_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/address_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.201%)  route 0.589ns (73.799%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  ctrl/btn0/db/Qb_reg/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/btn0/db/Qb_reg/Q
                         net (fo=15, routed)          0.449     0.613    ctrl/btn0/db/Qb_reg_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.658 r  ctrl/btn0/db/address[6]_i_1/O
                         net (fo=7, routed)           0.139     0.798    ctrl/btn0_n_16
    SLICE_X9Y11          FDRE                                         r  ctrl/address_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.834     1.961    ctrl/clk_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  ctrl/address_reg[6]/C

Slack:                    inf
  Source:                 ctrl/btn0/db/Qb_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ctrl/SPR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.902%)  route 0.598ns (74.098%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  ctrl/btn0/db/Qb_reg/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ctrl/btn0/db/Qb_reg/Q
                         net (fo=15, routed)          0.598     0.762    ctrl/btn0/db/Qb_reg_0
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.045     0.807 r  ctrl/btn0/db/SPR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.807    ctrl/btn0_n_9
    SLICE_X10Y11         FDRE                                         r  ctrl/SPR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.834     1.961    ctrl/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  ctrl/SPR_reg[0]/C





