;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -6, <-20
	DJN -1, @-20
	MOV -1, <-20
	SLT 121, 1
	SLT 121, 1
	MOV -1, <-20
	ADD #10, 0
	ADD #10, 0
	ADD #10, 0
	SUB 3, @21
	ADD #12, @0
	SPL 0, <-2
	SLT 121, 1
	SUB 12, @10
	SLT 1, <-1
	JMZ 130, 9
	SLT 121, 1
	ADD 3, @29
	ADD 0, @10
	CMP #12, @0
	JMZ 130, 9
	SLT 51, <-1
	SLT 1, <-1
	SUB 12, @10
	SLT 121, 1
	CMP #10, 0
	SUB 920, 800
	SLT 121, 1
	CMP 0, -2
	CMP 12, @10
	ADD 130, 9
	SUB 121, 1
	ADD 130, 9
	SUB #10, 0
	SPL 0, <-2
	SPL 0, <-2
	JMN 0, <-2
	JMN 0, <-2
	SUB 0, <-801
	SUB 0, <-801
	CMP -207, <-120
	SLT 121, 1
	SLT 121, 1
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <-2
	CMP -207, <-120
	MOV -6, <-20
