# SETTINGS ./simusched ej7/lote7.tsk 6 1 2 SchedRR 25 25 25 25 25 25
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 0 -1 3
CPU 0 -1 4
CPU 0 -1 5
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 1 -1 3
CPU 1 -1 4
CPU 1 -1 5
BLOCK 2  1
CPU 2  0 0
CPU 2 -1 1
CPU 2 -1 2
CPU 2 -1 3
CPU 2 -1 4
CPU 2 -1 5
LOAD 3  2
UNBLOCK 3  1
CPU 3  0 0
# CONTEXT CPU 1 3
# CONTEXT CPU 2 3
CPU 3 -1 3
CPU 3 -1 4
CPU 3 -1 5
CPU 4  0 0
CPU 4  2 1
# CONTEXT CPU 2 4
CPU 4 -1 3
CPU 4 -1 4
CPU 4 -1 5
LOAD 5  3
CPU 5  0 0
CPU 5  2 1
# CONTEXT CPU 2 5
# CONTEXT CPU 3 5
CPU 5 -1 4
CPU 5 -1 5
CPU 6  0 0
CPU 6  2 1
CPU 6  1 2
CPU 6  3 3
CPU 6 -1 4
CPU 6 -1 5
LOAD 7  4
BLOCK 7  3
CPU 7  0 0
CPU 7  2 1
CPU 7  1 2
# CONTEXT CPU 3 7
CPU 7 -1 4
CPU 7 -1 5
UNBLOCK 8  3
CPU 8  0 0
CPU 8  2 1
CPU 8  1 2
CPU 8  4 3
# CONTEXT CPU 4 8
CPU 8 -1 5
CPU 9  0 0
CPU 9  2 1
CPU 9  1 2
CPU 9  4 3
# CONTEXT CPU 4 9
CPU 9 -1 5
LOAD 10  5
BLOCK 10  0
# CONTEXT CPU 0 10
CPU 10  2 1
CPU 10  1 2
CPU 10  4 3
# CONTEXT CPU 4 10
CPU 10 -1 5
UNBLOCK 11  0
CPU 11  5 0
CPU 11  2 1
CPU 11  1 2
CPU 11  4 3
CPU 11  3 4
# CONTEXT CPU 5 11
BLOCK 12  5
BLOCK 12  3
CPU 12 -1 0
CPU 12  2 1
CPU 12  1 2
CPU 12  4 3
CPU 12 -1 4
# CONTEXT CPU 5 12
UNBLOCK 13  3
UNBLOCK 13  5
# CONTEXT CPU 0 13
CPU 13  2 1
CPU 13  1 2
CPU 13  4 3
# CONTEXT CPU 4 13
# CONTEXT CPU 5 13
BLOCK 14  1
# CONTEXT CPU 0 14
CPU 14  2 1
CPU 14 -1 2
CPU 14  4 3
# CONTEXT CPU 4 14
CPU 14  0 5
UNBLOCK 15  1
# CONTEXT CPU 0 15
CPU 15  2 1
# CONTEXT CPU 2 15
CPU 15  4 3
# CONTEXT CPU 4 15
CPU 15  0 5
CPU 16  3 0
CPU 16  2 1
CPU 16  1 2
CPU 16  4 3
CPU 16  5 4
CPU 16  0 5
BLOCK 17  1
BLOCK 17  4
CPU 17  3 0
CPU 17  2 1
CPU 17 -1 2
CPU 17 -1 3
CPU 17  5 4
CPU 17  0 5
UNBLOCK 18  1
UNBLOCK 18  4
CPU 18  3 0
CPU 18  2 1
# CONTEXT CPU 2 18
# CONTEXT CPU 3 18
CPU 18  5 4
CPU 18  0 5
CPU 19  3 0
CPU 19  2 1
CPU 19  1 2
CPU 19  4 3
CPU 19  5 4
CPU 19  0 5
BLOCK 20  1
BLOCK 20  4
CPU 20  3 0
CPU 20  2 1
CPU 20 -1 2
CPU 20 -1 3
CPU 20  5 4
CPU 20  0 5
UNBLOCK 21  1
UNBLOCK 21  4
CPU 21  3 0
CPU 21  2 1
# CONTEXT CPU 2 21
# CONTEXT CPU 3 21
CPU 21  5 4
CPU 21  0 5
BLOCK 22  0
CPU 22  3 0
CPU 22  2 1
CPU 22  1 2
CPU 22  4 3
CPU 22  5 4
CPU 22 -1 5
BLOCK 23  3
BLOCK 23  1
BLOCK 23  4
UNBLOCK 23  0
# CONTEXT CPU 0 23
CPU 23  2 1
CPU 23 -1 2
CPU 23 -1 3
CPU 23  5 4
CPU 23 -1 5
BLOCK 24  5
UNBLOCK 24  1
UNBLOCK 24  3
UNBLOCK 24  4
# CONTEXT CPU 0 24
CPU 24  2 1
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
# CONTEXT CPU 4 24
CPU 24 -1 5
UNBLOCK 25  5
# CONTEXT CPU 0 25
CPU 25  2 1
CPU 25  1 2
# CONTEXT CPU 3 25
# CONTEXT CPU 4 25
# CONTEXT CPU 5 25
CPU 26  0 0
CPU 26  2 1
CPU 26  1 2
# CONTEXT CPU 3 26
# CONTEXT CPU 4 26
# CONTEXT CPU 5 26
CPU 27  0 0
CPU 27  2 1
CPU 27  1 2
CPU 27  3 3
CPU 27  4 4
# CONTEXT CPU 5 27
BLOCK 28  3
CPU 28  0 0
CPU 28  2 1
CPU 28  1 2
CPU 28 -1 3
CPU 28  4 4
CPU 28  5 5
BLOCK 29  0
BLOCK 29  5
UNBLOCK 29  3
# CONTEXT CPU 0 29
CPU 29  2 1
CPU 29  1 2
CPU 29 -1 3
CPU 29  4 4
CPU 29 -1 5
EXIT 30  2 1
BLOCK 30  1
UNBLOCK 30  0
UNBLOCK 30  5
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30 -1 3
CPU 30  4 4
CPU 30 -1 5
UNBLOCK 31  1
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
CPU 31  4 4
CPU 31 -1 5
CPU 32  3 0
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
CPU 32  4 4
CPU 32 -1 5
BLOCK 33  3
BLOCK 33  4
CPU 33 -1 0
CPU 33  0 1
CPU 33  5 2
# CONTEXT CPU 3 33
CPU 33 -1 4
CPU 33 -1 5
BLOCK 34  5
UNBLOCK 34  3
UNBLOCK 34  4
# CONTEXT CPU 0 34
CPU 34  0 1
# CONTEXT CPU 2 34
CPU 34  1 3
CPU 34 -1 4
CPU 34 -1 5
UNBLOCK 35  5
CPU 35  3 0
CPU 35  0 1
# CONTEXT CPU 2 35
CPU 35  1 3
# CONTEXT CPU 4 35
CPU 35 -1 5
BLOCK 36  3
CPU 36 -1 0
CPU 36  0 1
# CONTEXT CPU 2 36
CPU 36  1 3
# CONTEXT CPU 4 36
CPU 36 -1 5
BLOCK 37  1
UNBLOCK 37  3
# CONTEXT CPU 0 37
CPU 37  0 1
CPU 37  4 2
CPU 37 -1 3
# CONTEXT CPU 4 37
CPU 37 -1 5
UNBLOCK 38  1
CPU 38  3 0
CPU 38  0 1
CPU 38  4 2
# CONTEXT CPU 3 38
CPU 38  5 4
CPU 38 -1 5
BLOCK 39  3
EXIT 39  0 1
BLOCK 39  5
CPU 39 -1 0
CPU 39 -1 1
CPU 39  4 2
CPU 39  1 3
CPU 39 -1 4
CPU 39 -1 5
BLOCK 40  4
UNBLOCK 40  3
UNBLOCK 40  5
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
CPU 40 -1 2
CPU 40  1 3
CPU 40 -1 4
CPU 40 -1 5
UNBLOCK 41  4
CPU 41  3 0
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
CPU 41  1 3
CPU 41 -1 4
CPU 41 -1 5
CPU 42  3 0
# CONTEXT CPU 1 42
CPU 42  4 2
CPU 42  1 3
CPU 42 -1 4
CPU 42 -1 5
BLOCK 43  3
CPU 43 -1 0
CPU 43  5 1
CPU 43  4 2
CPU 43  1 3
CPU 43 -1 4
CPU 43 -1 5
BLOCK 44  5
UNBLOCK 44  3
# CONTEXT CPU 0 44
CPU 44 -1 1
CPU 44  4 2
CPU 44  1 3
CPU 44 -1 4
CPU 44 -1 5
EXIT 45  1 3
UNBLOCK 45  5
CPU 45  3 0
# CONTEXT CPU 1 45
CPU 45  4 2
CPU 45 -1 3
CPU 45 -1 4
CPU 45 -1 5
CPU 46  3 0
CPU 46  5 1
CPU 46  4 2
CPU 46 -1 3
CPU 46 -1 4
CPU 46 -1 5
BLOCK 47  3
CPU 47 -1 0
CPU 47  5 1
CPU 47  4 2
CPU 47 -1 3
CPU 47 -1 4
CPU 47 -1 5
BLOCK 48  5
EXIT 48  4 2
UNBLOCK 48  3
# CONTEXT CPU 0 48
CPU 48 -1 1
CPU 48 -1 2
CPU 48 -1 3
CPU 48 -1 4
CPU 48 -1 5
UNBLOCK 49  5
CPU 49  3 0
# CONTEXT CPU 1 49
CPU 49 -1 2
CPU 49 -1 3
CPU 49 -1 4
CPU 49 -1 5
CPU 50  3 0
CPU 50  5 1
CPU 50 -1 2
CPU 50 -1 3
CPU 50 -1 4
CPU 50 -1 5
CPU 51  3 0
CPU 51  5 1
CPU 51 -1 2
CPU 51 -1 3
CPU 51 -1 4
CPU 51 -1 5
BLOCK 52  3
BLOCK 52  5
CPU 52 -1 0
CPU 52 -1 1
CPU 52 -1 2
CPU 52 -1 3
CPU 52 -1 4
CPU 52 -1 5
UNBLOCK 53  3
UNBLOCK 53  5
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
CPU 53 -1 2
CPU 53 -1 3
CPU 53 -1 4
CPU 53 -1 5
CPU 54  3 0
CPU 54  5 1
CPU 54 -1 2
CPU 54 -1 3
CPU 54 -1 4
CPU 54 -1 5
CPU 55  3 0
CPU 55  5 1
CPU 55 -1 2
CPU 55 -1 3
CPU 55 -1 4
CPU 55 -1 5
CPU 56  3 0
CPU 56  5 1
CPU 56 -1 2
CPU 56 -1 3
CPU 56 -1 4
CPU 56 -1 5
BLOCK 57  5
CPU 57  3 0
CPU 57 -1 1
CPU 57 -1 2
CPU 57 -1 3
CPU 57 -1 4
CPU 57 -1 5
UNBLOCK 58  5
CPU 58  3 0
# CONTEXT CPU 1 58
CPU 58 -1 2
CPU 58 -1 3
CPU 58 -1 4
CPU 58 -1 5
CPU 59  3 0
CPU 59  5 1
CPU 59 -1 2
CPU 59 -1 3
CPU 59 -1 4
CPU 59 -1 5
EXIT 60  3 0
CPU 60 -1 0
CPU 60  5 1
CPU 60 -1 2
CPU 60 -1 3
CPU 60 -1 4
CPU 60 -1 5
CPU 61 -1 0
CPU 61  5 1
CPU 61 -1 2
CPU 61 -1 3
CPU 61 -1 4
CPU 61 -1 5
CPU 62 -1 0
CPU 62  5 1
CPU 62 -1 2
CPU 62 -1 3
CPU 62 -1 4
CPU 62 -1 5
CPU 63 -1 0
CPU 63  5 1
CPU 63 -1 2
CPU 63 -1 3
CPU 63 -1 4
CPU 63 -1 5
CPU 64 -1 0
CPU 64  5 1
CPU 64 -1 2
CPU 64 -1 3
CPU 64 -1 4
CPU 64 -1 5
EXIT 65  5 1
CPU 65 -1 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
CPU 65 -1 4
CPU 65 -1 5
