J:/I.24/rtf/verilog/src/simprims/X_ZERO.v
J:/I.24/rtf/verilog/src/simprims/X_ONE.v
J:/I.24/rtf/verilog/src/simprims/X_LATCHE.v
J:/I.24/rtf/verilog/src/simprims/X_FF.v
J:/I.24/rtf/verilog/src/simprims/X_OBUF.v
J:/I.24/rtf/verilog/src/simprims/X_OPAD.v
J:/I.24/rtf/verilog/src/simprims/X_LUT4.v
J:/I.24/rtf/verilog/src/simprims/X_INV.v
J:/I.24/rtf/verilog/src/simprims/X_BUFGMUX.v
J:/I.24/rtf/verilog/src/simprims/X_BUF.v
J:/I.24/rtf/verilog/src/simprims/X_IPAD.v
D:/Documentos/XILINXPROYECTOS/aluparc/netgen/par/ALU_timesim.v
D:/PROGRAMAS/Xilinxs/verilog/src/glbl.v
D:/Documentos/XILINXPROYECTOS/aluparc/alusim.vhw
