#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 18 17:48:49 2018
# Process ID: 1227
# Current directory: /home/tao/DCE/fpga_2048/fpga_2048.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/tao/DCE/fpga_2048/fpga_2048.runs/synth_1/top.vds
# Journal file: /home/tao/DCE/fpga_2048/fpga_2048.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1246 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1242.828 ; gain = 80.793 ; free physical = 1156 ; free virtual = 4289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/tao/DCE/fpga_2048/fpga_2048.runs/synth_1/.Xil/Vivado-1227-tao-linux-vmware/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/tao/DCE/fpga_2048/fpga_2048.runs/synth_1/.Xil/Vivado-1227-tao-linux-vmware/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mainfunc' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter16' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter16' (2#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/debouncer.v:4]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/debouncer.v:4]
INFO: [Synth 8-6157] synthesizing module 'moveItem' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/moveItem.v:3]
INFO: [Synth 8-226] default block is never used [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/moveItem.v:22]
INFO: [Synth 8-6155] done synthesizing module 'moveItem' (4#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/moveItem.v:3]
INFO: [Synth 8-6157] synthesizing module 'generate_new' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/generate.v:3]
INFO: [Synth 8-6157] synthesizing module 'random' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/random.v:3]
INFO: [Synth 8-6155] done synthesizing module 'random' (5#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/random.v:3]
INFO: [Synth 8-226] default block is never used [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/generate.v:29]
INFO: [Synth 8-6155] done synthesizing module 'generate_new' (6#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/generate.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:165]
WARNING: [Synth 8-5788] Register board_reg[15] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[14] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[13] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[12] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[11] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[10] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[9] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[8] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[7] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[6] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[3] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[2] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[1] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
WARNING: [Synth 8-5788] Register board_reg[0] in module mainfunc is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:236]
INFO: [Synth 8-6155] done synthesizing module 'mainfunc' (7#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/mainfunc.v:3]
INFO: [Synth 8-6157] synthesizing module 'vgaman' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/vgaman.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/vga.v:3]
	Parameter CLKF bound to: 25 - type: integer 
	Parameter H_SYNC bound to: 96 - type: integer 
	Parameter H_BEGIN bound to: 144 - type: integer 
	Parameter H_END bound to: 784 - type: integer 
	Parameter H_PERIOD bound to: 800 - type: integer 
	Parameter V_SYNC bound to: 2 - type: integer 
	Parameter V_BEGIN bound to: 31 - type: integer 
	Parameter V_END bound to: 511 - type: integer 
	Parameter V_PERIOD bound to: 521 - type: integer 
WARNING: [Synth 8-689] width (1) of port connection 'value' does not match port width (16) of module 'counter16' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/vga.v:30]
WARNING: [Synth 8-689] width (10) of port connection 'value' does not match port width (16) of module 'counter16' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/vga.v:34]
WARNING: [Synth 8-689] width (10) of port connection 'value' does not match port width (16) of module 'counter16' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/vga.v:39]
INFO: [Synth 8-6155] done synthesizing module 'vga' (8#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/vga.v:3]
INFO: [Synth 8-6157] synthesizing module 'rom' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/rom.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/rom.v:28]
INFO: [Synth 8-6155] done synthesizing module 'rom' (9#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vgaman' (10#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/vgaman.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/new/lab1_4_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (11#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/new/lab1_4_2.v:4]
WARNING: [Synth 8-689] width (2) of port connection 'x' does not match port width (4) of module 'bcdto7segment_dataflow' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/top.v:38]
INFO: [Synth 8-6157] synthesizing module 'music' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:4]
INFO: [Synth 8-6157] synthesizing module 'music1' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:435]
	Parameter LEN bound to: 1871 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wave' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:48]
INFO: [Synth 8-6155] done synthesizing module 'wave' (12#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:48]
WARNING: [Synth 8-5788] Register t_reg in module music1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:475]
WARNING: [Synth 8-5788] Register max_reg in module music1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:499]
INFO: [Synth 8-6155] done synthesizing module 'music1' (13#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:435]
INFO: [Synth 8-6157] synthesizing module 'music2' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:356]
	Parameter LEN bound to: 975 - type: integer 
WARNING: [Synth 8-5788] Register t_reg in module music2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:396]
WARNING: [Synth 8-5788] Register max_reg in module music2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:420]
INFO: [Synth 8-6155] done synthesizing module 'music2' (14#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:356]
INFO: [Synth 8-6157] synthesizing module 'music3' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:278]
	Parameter LEN bound to: 3151 - type: integer 
WARNING: [Synth 8-5788] Register t_reg in module music3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:317]
WARNING: [Synth 8-5788] Register max_reg in module music3 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:341]
INFO: [Synth 8-6155] done synthesizing module 'music3' (15#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:278]
INFO: [Synth 8-6157] synthesizing module 'music5' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:514]
	Parameter LEN bound to: 2983 - type: integer 
WARNING: [Synth 8-5788] Register t_reg in module music5 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:554]
WARNING: [Synth 8-5788] Register max_reg in module music5 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:578]
INFO: [Synth 8-6155] done synthesizing module 'music5' (16#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:514]
INFO: [Synth 8-6155] done synthesizing module 'music' (17#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (18#1) [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/top.v:3]
WARNING: [Synth 8-3917] design top has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1303.453 ; gain = 141.418 ; free physical = 919 ; free virtual = 4057
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1303.453 ; gain = 141.418 ; free physical = 931 ; free virtual = 4062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1303.453 ; gain = 141.418 ; free physical = 931 ; free virtual = 4062
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLKIP'
Finished Parsing XDC File [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLKIP'
Parsing XDC File [/home/tao/DCE/fpga_2048/fpga_2048.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/tao/DCE/fpga_2048/fpga_2048.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tao/DCE/fpga_2048/fpga_2048.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1670.258 ; gain = 0.000 ; free physical = 430 ; free virtual = 3610
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1670.258 ; gain = 508.223 ; free physical = 568 ; free virtual = 3749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1670.258 ; gain = 508.223 ; free physical = 568 ; free virtual = 3749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk100MHZ. (constraint file  /home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk100MHZ. (constraint file  /home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for CLKIP. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1670.258 ; gain = 508.223 ; free physical = 569 ; free virtual = 3751
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mainfunc'
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/debouncer.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'color_reg' [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/rom.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1670.258 ; gain = 508.223 ; free physical = 413 ; free virtual = 3599
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart__44   |           1|     49152|
|2     |rom__GB1      |           1|       145|
|3     |vgaman__GCB0  |           1|     31604|
|4     |vgaman__GCB1  |           1|      8160|
|5     |vgaman__GCB2  |           1|     28560|
|6     |top__GCB0     |           1|     24639|
|7     |top__GCB1     |           1|     13524|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register delay_reg [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:459]
INFO: [Synth 8-3538] Detected potentially large (wide) register music_reg [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:458]
INFO: [Synth 8-3538] Detected potentially large (wide) register delay_reg [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:302]
INFO: [Synth 8-3538] Detected potentially large (wide) register music_reg [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:301]
INFO: [Synth 8-3538] Detected potentially large (wide) register delay_reg [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:538]
INFO: [Synth 8-3538] Detected potentially large (wide) register music_reg [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:537]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 16    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 48    
+---Registers : 
	             3152 Bit    Registers := 2     
	             2984 Bit    Registers := 2     
	             1872 Bit    Registers := 2     
	              976 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 20    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                 6x32  Multipliers := 4     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 288   
	   2 Input     12 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 25    
	   5 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register delay_reg [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:459]
INFO: [Synth 8-3538] Detected potentially large (wide) register music_reg [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:458]
INFO: [Synth 8-3538] Detected potentially large (wide) register delay_reg [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:302]
INFO: [Synth 8-3538] Detected potentially large (wide) register music_reg [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:301]
INFO: [Synth 8-3538] Detected potentially large (wide) register delay_reg [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:538]
INFO: [Synth 8-3538] Detected potentially large (wide) register music_reg [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/new/music.v:537]
Hierarchical RTL Component report 
Module rom 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      1 Bit        Muxes := 1     
Module counter16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module counter16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module counter16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module vgaman 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 16    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 32    
	  16 Input      1 Bit        Muxes := 16    
Module wave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module music1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	             1872 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module wave__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module music2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              976 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module wave__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module music3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	             3152 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module wave__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module music5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	             2984 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module music 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module counter16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module debouncer__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module debouncer__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module debouncer__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module moveItem__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module moveItem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
Module random__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module random__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module random__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module random 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module mainfunc 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 22    
	   5 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'ROMi_2/color_reg[10]' (LD) to 'ROMi_2/color_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ROMi_2/\color_reg[11] )
INFO: [Synth 8-5546] ROM "wt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[0]' (FDE) to 'MUS/M2/max_reg[2]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[1]' (FDE) to 'MUS/M2/max_reg[3]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[0]' (FDE) to 'MUS/M5/max_reg[1]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[1]' (FDE) to 'MUS/M5/max_reg[2]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[0]' (FDE) to 'MUS/M3/max_reg[2]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[1]' (FDE) to 'MUS/M3/max_reg[3]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[0]' (FDE) to 'MUS/M1/max_reg[2]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[1]' (FDE) to 'MUS/M1/max_reg[3]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[2]' (FDE) to 'MUS/M2/max_reg[8]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[3]' (FDE) to 'MUS/M2/max_reg[5]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[4]' (FDE) to 'MUS/M2/max_reg[12]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[5]' (FDE) to 'MUS/M2/max_reg[6]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[6]' (FDE) to 'MUS/M2/max_reg[9]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[7]' (FDE) to 'MUS/M2/max_reg[14]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[8]' (FDE) to 'MUS/M2/max_reg[13]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[9]' (FDE) to 'MUS/M2/max_reg[10]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[10]' (FDE) to 'MUS/M2/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[11]' (FDE) to 'MUS/M2/max_reg[19]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[12]' (FDE) to 'MUS/M2/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[13]' (FDE) to 'MUS/M2/max_reg[18]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[14]' (FDE) to 'MUS/M2/max_reg[17]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[15]' (FDE) to 'MUS/M2/max_reg[16]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MUS/M2/max_reg[17] )
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[18]' (FDE) to 'MUS/M2/max_reg[21]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[19]' (FDE) to 'MUS/M2/max_reg[20]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[21]' (FDE) to 'MUS/M2/max_reg[22]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[22]' (FDE) to 'MUS/M2/max_reg[23]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[23]' (FDE) to 'MUS/M2/max_reg[24]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[24]' (FDE) to 'MUS/M2/max_reg[25]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[25]' (FDE) to 'MUS/M2/max_reg[26]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[26]' (FDE) to 'MUS/M2/max_reg[27]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[27]' (FDE) to 'MUS/M2/max_reg[28]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[28]' (FDE) to 'MUS/M2/max_reg[29]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[29]' (FDE) to 'MUS/M2/max_reg[30]'
INFO: [Synth 8-3886] merging instance 'MUS/M2/max_reg[30]' (FDE) to 'MUS/M2/max_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MUS/M2/max_reg[31] )
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[2]' (FDE) to 'MUS/M5/max_reg[3]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[3]' (FDE) to 'MUS/M5/max_reg[5]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[4]' (FDE) to 'MUS/M5/max_reg[7]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[5]' (FDE) to 'MUS/M5/max_reg[8]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[6]' (FDE) to 'MUS/M5/max_reg[9]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[7]' (FDE) to 'MUS/M5/max_reg[12]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[8]' (FDE) to 'MUS/M5/max_reg[10]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[9]' (FDE) to 'MUS/M5/max_reg[18]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[10]' (FDE) to 'MUS/M5/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[11]' (FDE) to 'MUS/M5/max_reg[13]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[12]' (FDE) to 'MUS/M5/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[13]' (FDE) to 'MUS/M5/max_reg[20]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[14]' (FDE) to 'MUS/M5/max_reg[16]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[16]' (FDE) to 'MUS/M5/max_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MUS/M5/max_reg[17] )
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[18]' (FDE) to 'MUS/M5/max_reg[19]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[20]' (FDE) to 'MUS/M5/max_reg[21]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[21]' (FDE) to 'MUS/M5/max_reg[22]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[22]' (FDE) to 'MUS/M5/max_reg[23]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[23]' (FDE) to 'MUS/M5/max_reg[24]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[24]' (FDE) to 'MUS/M5/max_reg[25]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[25]' (FDE) to 'MUS/M5/max_reg[26]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[26]' (FDE) to 'MUS/M5/max_reg[27]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[27]' (FDE) to 'MUS/M5/max_reg[28]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[28]' (FDE) to 'MUS/M5/max_reg[29]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[29]' (FDE) to 'MUS/M5/max_reg[30]'
INFO: [Synth 8-3886] merging instance 'MUS/M5/max_reg[30]' (FDE) to 'MUS/M5/max_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MUS/M5/max_reg[31] )
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[2]' (FDE) to 'MUS/M3/max_reg[8]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[3]' (FDE) to 'MUS/M3/max_reg[5]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[4]' (FDE) to 'MUS/M3/max_reg[12]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[5]' (FDE) to 'MUS/M3/max_reg[6]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[6]' (FDE) to 'MUS/M3/max_reg[9]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[7]' (FDE) to 'MUS/M3/max_reg[14]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[8]' (FDE) to 'MUS/M3/max_reg[13]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[9]' (FDE) to 'MUS/M3/max_reg[10]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[10]' (FDE) to 'MUS/M3/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[11]' (FDE) to 'MUS/M3/max_reg[19]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[12]' (FDE) to 'MUS/M3/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[13]' (FDE) to 'MUS/M3/max_reg[18]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[14]' (FDE) to 'MUS/M3/max_reg[17]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[15]' (FDE) to 'MUS/M3/max_reg[16]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MUS/M3/max_reg[17] )
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[18]' (FDE) to 'MUS/M3/max_reg[21]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[19]' (FDE) to 'MUS/M3/max_reg[20]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[21]' (FDE) to 'MUS/M3/max_reg[22]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[22]' (FDE) to 'MUS/M3/max_reg[23]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[23]' (FDE) to 'MUS/M3/max_reg[24]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[24]' (FDE) to 'MUS/M3/max_reg[25]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[25]' (FDE) to 'MUS/M3/max_reg[26]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[26]' (FDE) to 'MUS/M3/max_reg[27]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[27]' (FDE) to 'MUS/M3/max_reg[28]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[28]' (FDE) to 'MUS/M3/max_reg[29]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[29]' (FDE) to 'MUS/M3/max_reg[30]'
INFO: [Synth 8-3886] merging instance 'MUS/M3/max_reg[30]' (FDE) to 'MUS/M3/max_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MUS/M3/max_reg[31] )
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[2]' (FDE) to 'MUS/M1/max_reg[8]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[3]' (FDE) to 'MUS/M1/max_reg[5]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[4]' (FDE) to 'MUS/M1/max_reg[12]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[5]' (FDE) to 'MUS/M1/max_reg[6]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[6]' (FDE) to 'MUS/M1/max_reg[9]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[7]' (FDE) to 'MUS/M1/max_reg[14]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[8]' (FDE) to 'MUS/M1/max_reg[13]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[9]' (FDE) to 'MUS/M1/max_reg[10]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[10]' (FDE) to 'MUS/M1/max_reg[11]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[11]' (FDE) to 'MUS/M1/max_reg[19]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[12]' (FDE) to 'MUS/M1/max_reg[15]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[13]' (FDE) to 'MUS/M1/max_reg[18]'
INFO: [Synth 8-3886] merging instance 'MUS/M1/max_reg[14]' (FDE) to 'MUS/M1/max_reg[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MUS/M1/max_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MUS/M1/max_reg[31] )
WARNING: [Synth 8-6014] Unused sequential element RND/rnd_reg was removed.  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/random.v:23]
WARNING: [Synth 8-6014] Unused sequential element RND/rnd_reg was removed.  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/random.v:23]
WARNING: [Synth 8-6014] Unused sequential element RND/rnd_reg was removed.  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/random.v:23]
WARNING: [Synth 8-6014] Unused sequential element RND/rnd_reg was removed.  [/home/tao/DCE/fpga_2048/fpga_2048.srcs/sources_1/imports/fpga-2048/random.v:23]
INFO: [Synth 8-5545] ROM "DB1/out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB1/out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB2/out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB2/out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB3/out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB3/out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB4/out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB4/out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:02:45 . Memory (MB): peak = 1823.188 ; gain = 661.152 ; free physical = 552 ; free virtual = 1418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|wave        | max        | 256x32        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart__44   |           1|       491|
|2     |rom__GB1      |           1|        43|
|3     |vgaman__GCB0  |           1|      9886|
|4     |vgaman__GCB1  |           1|      8160|
|5     |vgaman__GCB2  |           1|     28560|
|6     |top__GCB0     |           1|     22534|
|7     |top__GCB1     |           1|      8631|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLKIP/clk_out1' to pin 'CLKIP/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:03:00 . Memory (MB): peak = 1823.188 ; gain = 661.152 ; free physical = 331 ; free virtual = 1288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:03:03 . Memory (MB): peak = 1823.188 ; gain = 661.152 ; free physical = 317 ; free virtual = 1286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart__44   |           1|       491|
|2     |rom__GB1      |           1|        43|
|3     |vgaman__GCB0  |           1|      3526|
|4     |vgaman__GCB1  |           1|      2015|
|5     |vgaman__GCB2  |           1|      2451|
|6     |top__GCB0     |           1|     22534|
|7     |top__GCB1     |           1|      8631|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:03:21 . Memory (MB): peak = 1831.199 ; gain = 669.164 ; free physical = 181 ; free virtual = 1133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart__44   |           1|       347|
|2     |rom__GB1      |           1|        21|
|3     |vgaman__GCB0  |           1|      1562|
|4     |vgaman__GCB1  |           1|       942|
|5     |vgaman__GCB2  |           1|      1129|
|6     |top__GCB0     |           1|     19698|
|7     |top__GCB1     |           1|      3342|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:03:26 . Memory (MB): peak = 1831.199 ; gain = 669.164 ; free physical = 217 ; free virtual = 1193
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:03:26 . Memory (MB): peak = 1831.199 ; gain = 669.164 ; free physical = 217 ; free virtual = 1193
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:03:27 . Memory (MB): peak = 1831.199 ; gain = 669.164 ; free physical = 216 ; free virtual = 1192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:03:27 . Memory (MB): peak = 1831.199 ; gain = 669.164 ; free physical = 216 ; free virtual = 1192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:03:28 . Memory (MB): peak = 1831.199 ; gain = 669.164 ; free physical = 253 ; free virtual = 1229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:03:28 . Memory (MB): peak = 1831.199 ; gain = 669.164 ; free physical = 253 ; free virtual = 1229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | MUS/M1/delay_reg[1871] | 234    | 4     | YES          | NO                 | YES               | 0      | 32      | 
|top         | MUS/M1/delay_reg[1869] | 31     | 5     | YES          | NO                 | YES               | 0      | 5       | 
|top         | MUS/M1/delay_reg[1868] | 16     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top         | MUS/M1/delay_reg[1850] | 7      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|top         | MUS/M1/delay_reg[1778] | 6      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top         | MUS/M1/delay_reg[1642] | 4      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|top         | MUS/M1/delay_reg[1220] | 81     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|top         | MUS/M1/delay_reg[1107] | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M1/delay_reg[1101] | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M1/delay_reg[1003] | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | MUS/M1/delay_reg[933]  | 117    | 1     | YES          | NO                 | YES               | 0      | 4       | 
|top         | MUS/M1/delay_reg[731]  | 8      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|top         | MUS/M1/delay_reg[619]  | 11     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M1/delay_reg[458]  | 5      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top         | MUS/M1/delay_reg[428]  | 30     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M1/music_reg[1867] | 234    | 1     | YES          | NO                 | YES               | 0      | 8       | 
|top         | MUS/M1/music_reg[1865] | 6      | 13    | YES          | NO                 | YES               | 13     | 0       | 
|top         | MUS/M1/music_reg[1862] | 8      | 19    | YES          | NO                 | YES               | 19     | 0       | 
|top         | MUS/M1/music_reg[1790] | 7      | 15    | YES          | NO                 | YES               | 15     | 0       | 
|top         | MUS/M1/music_reg[1673] | 14     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | MUS/M1/music_reg[1654] | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M1/music_reg[1644] | 4      | 35    | YES          | NO                 | YES               | 35     | 0       | 
|top         | MUS/M1/music_reg[1081] | 10     | 10    | YES          | NO                 | YES               | 10     | 0       | 
|top         | MUS/M1/music_reg[913]  | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M1/music_reg[846]  | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | MUS/M1/music_reg[710]  | 12     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M1/music_reg[449]  | 18     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M1/music_reg[65]   | 9      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top         | MUS/M1/delay_reg[834]  | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | MUS/M1/music_reg[1866] | 163    | 1     | YES          | NO                 | YES               | 0      | 6       | 
|top         | MUS/M1/music_reg[554]  | 21     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M1/music_reg[378]  | 25     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M2/delay_reg[975]  | 122    | 5     | YES          | NO                 | YES               | 0      | 20      | 
|top         | MUS/M2/delay_reg[972]  | 13     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | MUS/M2/delay_reg[971]  | 6      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|top         | MUS/M2/delay_reg[890]  | 4      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|top         | MUS/M2/delay_reg[524]  | 16     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M2/delay_reg[459]  | 17     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M2/delay_reg[388]  | 15     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M2/music_reg[975]  | 5      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top         | MUS/M2/music_reg[971]  | 122    | 2     | YES          | NO                 | YES               | 0      | 8       | 
|top         | MUS/M2/music_reg[969]  | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | MUS/M2/music_reg[964]  | 4      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|top         | MUS/M2/music_reg[865]  | 27     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M2/music_reg[800]  | 7      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|top         | MUS/M2/music_reg[799]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | MUS/M2/music_reg[641]  | 81     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|top         | MUS/M2/music_reg[575]  | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | MUS/M2/music_reg[382]  | 8      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top         | MUS/M2/delay_reg[458]  | 8      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | MUS/M3/delay_reg[3151] | 394    | 2     | YES          | NO                 | YES               | 0      | 26      | 
|top         | MUS/M3/delay_reg[3149] | 387    | 1     | YES          | NO                 | YES               | 0      | 13      | 
|top         | MUS/M3/delay_reg[3148] | 4      | 24    | YES          | NO                 | YES               | 24     | 0       | 
|top         | MUS/M3/delay_reg[3147] | 14     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | MUS/M3/delay_reg[3145] | 123    | 1     | YES          | NO                 | YES               | 0      | 4       | 
|top         | MUS/M3/delay_reg[3144] | 83     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|top         | MUS/M3/delay_reg[3068] | 10     | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top         | MUS/M3/delay_reg[3027] | 12     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | MUS/M3/delay_reg[2980] | 24     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M3/delay_reg[2923] | 9      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top         | MUS/M3/delay_reg[2780] | 22     | 3     | YES          | NO                 | YES               | 0      | 3       | 
|top         | MUS/M3/delay_reg[2739] | 5      | 13    | YES          | NO                 | YES               | 13     | 0       | 
|top         | MUS/M3/delay_reg[2619] | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M3/delay_reg[2596] | 25     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M3/delay_reg[2483] | 13     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M3/delay_reg[2456] | 78     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|top         | MUS/M3/delay_reg[2380] | 6      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top         | MUS/M3/delay_reg[2324] | 8      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|top         | MUS/M3/delay_reg[2252] | 15     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M3/delay_reg[2145] | 264    | 1     | YES          | NO                 | YES               | 0      | 9       | 
|top         | MUS/M3/delay_reg[2124] | 20     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M3/delay_reg[1956] | 40     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M3/delay_reg[1859] | 26     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M3/delay_reg[1664] | 164    | 1     | YES          | NO                 | YES               | 0      | 6       | 
|top         | MUS/M3/delay_reg[1316] | 21     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M3/delay_reg[444]  | 34     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M3/delay_reg[379]  | 46     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M3/music_reg[3151] | 4      | 57    | YES          | NO                 | YES               | 57     | 0       | 
|top         | MUS/M3/music_reg[3147] | 394    | 1     | YES          | NO                 | YES               | 0      | 13      | 
|top         | MUS/M3/music_reg[3126] | 6      | 30    | YES          | NO                 | YES               | 30     | 0       | 
|top         | MUS/M3/music_reg[3079] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | MUS/M3/music_reg[3048] | 7      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|top         | MUS/M3/music_reg[2967] | 8      | 10    | YES          | NO                 | YES               | 10     | 0       | 
|top         | MUS/M3/music_reg[2873] | 58     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M3/music_reg[2680] | 13     | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top         | MUS/M3/music_reg[2679] | 5      | 70    | YES          | NO                 | YES               | 70     | 0       | 
|top         | MUS/M3/music_reg[2385] | 23     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M3/music_reg[2193] | 14     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M3/music_reg[2071] | 9      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | MUS/M3/music_reg[1873] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | MUS/M3/music_reg[1746] | 12     | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top         | MUS/M3/music_reg[1696] | 11     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top         | MUS/M3/music_reg[1097] | 24     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M3/delay_reg[578]  | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | MUS/M3/music_reg[2914] | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | MUS/M3/music_reg[2770] | 45     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M3/music_reg[2314] | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M3/music_reg[2146] | 50     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M3/music_reg[1306] | 21     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M3/music_reg[1305] | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M3/music_reg[1026] | 101    | 1     | YES          | NO                 | YES               | 0      | 4       | 
|top         | MUS/M3/music_reg[433]  | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | MUS/M5/delay_reg[2983] | 373    | 3     | YES          | NO                 | YES               | 0      | 36      | 
|top         | MUS/M5/delay_reg[2980] | 101    | 1     | YES          | NO                 | YES               | 0      | 4       | 
|top         | MUS/M5/delay_reg[2979] | 59     | 2     | YES          | NO                 | YES               | 0      | 4       | 
|top         | MUS/M5/delay_reg[2976] | 60     | 2     | YES          | NO                 | YES               | 0      | 4       | 
|top         | MUS/M5/delay_reg[2499] | 4      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|top         | MUS/M5/delay_reg[2498] | 7      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top         | MUS/M5/delay_reg[2472] | 49     | 2     | YES          | NO                 | YES               | 0      | 4       | 
|top         | MUS/M5/delay_reg[2465] | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M5/delay_reg[2186] | 5      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|top         | MUS/M5/delay_reg[2164] | 84     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|top         | MUS/M5/delay_reg[2153] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | MUS/M5/delay_reg[2083] | 6      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|top         | MUS/M5/delay_reg[2032] | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M5/delay_reg[2025] | 14     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | MUS/M5/delay_reg[1785] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | MUS/M5/delay_reg[1641] | 36     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M5/delay_reg[1418] | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | MUS/M5/delay_reg[1404] | 112    | 1     | YES          | NO                 | YES               | 0      | 4       | 
|top         | MUS/M5/delay_reg[1352] | 30     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | MUS/M5/delay_reg[1345] | 169    | 1     | YES          | NO                 | YES               | 0      | 6       | 
|top         | MUS/M5/delay_reg[1259] | 10     | 9     | YES          | NO                 | YES               | 9      | 0       | 
|top         | MUS/M5/delay_reg[1088] | 51     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M5/delay_reg[656]  | 83     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|top         | MUS/M5/delay_reg[500]  | 63     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M5/delay_reg[107]  | 8      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | MUS/M5/music_reg[2983] | 13     | 11    | YES          | NO                 | YES               | 11     | 0       | 
|top         | MUS/M5/music_reg[2979] | 373    | 1     | YES          | NO                 | YES               | 0      | 12      | 
|top         | MUS/M5/music_reg[2977] | 75     | 2     | YES          | NO                 | YES               | 0      | 6       | 
|top         | MUS/M5/music_reg[2863] | 14     | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top         | MUS/M5/music_reg[2861] | 4      | 37    | YES          | NO                 | YES               | 37     | 0       | 
|top         | MUS/M5/music_reg[2607] | 15     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | MUS/M5/music_reg[2471] | 5      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|top         | MUS/M5/music_reg[2424] | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|top         | MUS/M5/music_reg[2369] | 19     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M5/music_reg[2368] | 8      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top         | MUS/M5/music_reg[2209] | 7      | 10    | YES          | NO                 | YES               | 10     | 0       | 
|top         | MUS/M5/music_reg[2145] | 12     | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top         | MUS/M5/music_reg[1983] | 9      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|top         | MUS/M5/music_reg[1793] | 50     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M5/music_reg[1744] | 10     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top         | MUS/M5/music_reg[1377] | 61     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | MUS/M5/music_reg[881]  | 53     | 3     | YES          | NO                 | YES               | 0      | 6       | 
|top         | MUS/M5/music_reg[119]  | 11     | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top         | MUS/M5/music_reg[1714] | 26     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |    12|
|3     |CARRY4    |   276|
|4     |LUT1      |    93|
|5     |LUT2      |  1361|
|6     |LUT3      |   427|
|7     |LUT4      |   897|
|8     |LUT5      |  1292|
|9     |LUT6      |  3865|
|10    |MUXF7     |   679|
|11    |MUXF8     |   222|
|12    |SRL16E    |   733|
|13    |SRLC32E   |   313|
|14    |FDCE      |  3974|
|15    |FDPE      |  2809|
|16    |FDRE      |  1240|
|17    |LD        |    10|
|18    |LDC       |    16|
|19    |IBUF      |     7|
|20    |OBUF      |    31|
+------+----------+------+

Report Instance Areas: 
+------+-------------+-----------------------+------+
|      |Instance     |Module                 |Cells |
+------+-------------+-----------------------+------+
|1     |top          |                       | 18258|
|2     |  BD         |bcdto7segment_dataflow |     3|
|3     |  MF         |mainfunc               |  3369|
|4     |    CNT      |counter16_5            |    44|
|5     |    DB1      |debouncer              |   218|
|6     |    DB2      |debouncer_6            |   105|
|7     |    DB3      |debouncer_7            |    83|
|8     |    DB4      |debouncer_8            |    73|
|9     |    g_down   |generate_new           |    98|
|10    |      RND    |random_14              |    98|
|11    |    g_left   |generate_new_9         |    97|
|12    |      RND    |random_13              |    97|
|13    |    g_right  |generate_new_10        |   103|
|14    |      RND    |random_12              |   103|
|15    |    g_up     |generate_new_11        |    96|
|16    |      RND    |random                 |    96|
|17    |  MUS        |music                  | 10835|
|18    |    M1       |music1                 |  2350|
|19    |      w      |wave_4                 |   272|
|20    |    M2       |music2                 |  1497|
|21    |      w      |wave_3                 |   273|
|22    |    M3       |music3                 |  3693|
|23    |      w      |wave_2                 |   272|
|24    |    M5       |music5                 |  3295|
|25    |      w      |wave                   |   273|
|26    |  VM         |vgaman                 |  3997|
|27    |    ROM      |rom                    |   367|
|28    |    VGA      |vga                    |  3630|
|29    |      clk25c |counter16              |    45|
|30    |      hc     |counter16_0            |  3419|
|31    |      vc     |counter16_1            |   166|
+------+-------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:03:28 . Memory (MB): peak = 1831.199 ; gain = 669.164 ; free physical = 253 ; free virtual = 1229
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:03:18 . Memory (MB): peak = 1831.199 ; gain = 302.359 ; free physical = 2057 ; free virtual = 3485
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:03:41 . Memory (MB): peak = 1831.199 ; gain = 669.164 ; free physical = 2055 ; free virtual = 3485
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  LD => LDCE: 10 instances
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
204 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:03:47 . Memory (MB): peak = 1831.199 ; gain = 675.098 ; free physical = 2300 ; free virtual = 3787
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tao/DCE/fpga_2048/fpga_2048.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:01 . Memory (MB): peak = 1851.289 ; gain = 0.000 ; free physical = 2532 ; free virtual = 4035
INFO: [Common 17-206] Exiting Vivado at Tue Dec 18 17:52:51 2018...
