<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: BPWM_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">BPWM_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a778c263512843a5664308b50c7eaae09"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a778c263512843a5664308b50c7eaae09">CTL0</a></td></tr>
<tr class="separator:a778c263512843a5664308b50c7eaae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea47dfe1c24344af243b4a9f0a406da"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a6ea47dfe1c24344af243b4a9f0a406da">CTL1</a></td></tr>
<tr class="separator:a6ea47dfe1c24344af243b4a9f0a406da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a176aaa2dd12a95bb61edad824c40f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a41a176aaa2dd12a95bb61edad824c40f">CLKSRC</a></td></tr>
<tr class="separator:a41a176aaa2dd12a95bb61edad824c40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30960e8c2ed8e6714842343db74a4a4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#aa30960e8c2ed8e6714842343db74a4a4">CLKPSC</a></td></tr>
<tr class="separator:aa30960e8c2ed8e6714842343db74a4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70a6f28c6cac2c2aff3a03091b48098"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#ac70a6f28c6cac2c2aff3a03091b48098">CNTEN</a></td></tr>
<tr class="separator:ac70a6f28c6cac2c2aff3a03091b48098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60083dcea69ab7e57416f30d488c1cfd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a60083dcea69ab7e57416f30d488c1cfd">CNTCLR</a></td></tr>
<tr class="separator:a60083dcea69ab7e57416f30d488c1cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c8fa97612ddc7170e6296bbc286983"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a67c8fa97612ddc7170e6296bbc286983">PERIOD</a></td></tr>
<tr class="separator:a67c8fa97612ddc7170e6296bbc286983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc60e6b302a69e91514a3e809296f40b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#acc60e6b302a69e91514a3e809296f40b">CMPDAT</a> [6]</td></tr>
<tr class="separator:acc60e6b302a69e91514a3e809296f40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ff01e3953a994175330c725ed93616"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a87ff01e3953a994175330c725ed93616">CNT</a></td></tr>
<tr class="separator:a87ff01e3953a994175330c725ed93616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8890ffc1aad6b3bf700b73d6ef16c813"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a8890ffc1aad6b3bf700b73d6ef16c813">WGCTL0</a></td></tr>
<tr class="separator:a8890ffc1aad6b3bf700b73d6ef16c813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621df061774c01a30990f53a45ec8b49"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a621df061774c01a30990f53a45ec8b49">WGCTL1</a></td></tr>
<tr class="separator:a621df061774c01a30990f53a45ec8b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b43883039bd22d41f72fef87a6513b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a02b43883039bd22d41f72fef87a6513b">MSKEN</a></td></tr>
<tr class="separator:a02b43883039bd22d41f72fef87a6513b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c3e2da987c51b717538c420d2ec8f8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a41c3e2da987c51b717538c420d2ec8f8">MSK</a></td></tr>
<tr class="separator:a41c3e2da987c51b717538c420d2ec8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac370487e80ea6ee2e0a48e16e5327feb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#ac370487e80ea6ee2e0a48e16e5327feb">POLCTL</a></td></tr>
<tr class="separator:ac370487e80ea6ee2e0a48e16e5327feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa601b80b5e43808acb498e6f7437e3df"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#aa601b80b5e43808acb498e6f7437e3df">POEN</a></td></tr>
<tr class="separator:aa601b80b5e43808acb498e6f7437e3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5d65c9b950742d862ed4e20f35b5ff"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#add5d65c9b950742d862ed4e20f35b5ff">INTEN</a></td></tr>
<tr class="separator:add5d65c9b950742d862ed4e20f35b5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e14cb2dd0a3a6fee57a6269081c84e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a58e14cb2dd0a3a6fee57a6269081c84e">INTSTS</a></td></tr>
<tr class="separator:a58e14cb2dd0a3a6fee57a6269081c84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928dccd485496cabdb25c7f213f43c3f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a928dccd485496cabdb25c7f213f43c3f">EADCTS0</a></td></tr>
<tr class="separator:a928dccd485496cabdb25c7f213f43c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed0d950f07b62065a39a5ac4c22e33e7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#aed0d950f07b62065a39a5ac4c22e33e7">EADCTS1</a></td></tr>
<tr class="separator:aed0d950f07b62065a39a5ac4c22e33e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae857929659513e2d68637cb29b3f0050"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#ae857929659513e2d68637cb29b3f0050">SSCTL</a></td></tr>
<tr class="separator:ae857929659513e2d68637cb29b3f0050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e12bf5136e6348e15535da887d9457"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a46e12bf5136e6348e15535da887d9457">SSTRG</a></td></tr>
<tr class="separator:a46e12bf5136e6348e15535da887d9457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741424ed7d3ab37ece847ae0955f0f84"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a741424ed7d3ab37ece847ae0955f0f84">STATUS</a></td></tr>
<tr class="separator:a741424ed7d3ab37ece847ae0955f0f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2eb4b6f616a1dbcc6404bfd3238240"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a3f2eb4b6f616a1dbcc6404bfd3238240">CAPINEN</a></td></tr>
<tr class="separator:a3f2eb4b6f616a1dbcc6404bfd3238240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c110c817d3ee555dd6e9ae3876fe55"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#aa1c110c817d3ee555dd6e9ae3876fe55">CAPCTL</a></td></tr>
<tr class="separator:aa1c110c817d3ee555dd6e9ae3876fe55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0f76f40263263305af2aedd057ed49"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a9d0f76f40263263305af2aedd057ed49">CAPSTS</a></td></tr>
<tr class="separator:a9d0f76f40263263305af2aedd057ed49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c845326ff9d0a9b9c81e46f73ba6326"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_b_c_a_p_d_a_t___t.html">BCAPDAT_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a6c845326ff9d0a9b9c81e46f73ba6326">CAPDAT</a> [6]</td></tr>
<tr class="separator:a6c845326ff9d0a9b9c81e46f73ba6326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9da9087650353a31d99962606fa4bbce"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a9da9087650353a31d99962606fa4bbce">CAPIEN</a></td></tr>
<tr class="separator:a9da9087650353a31d99962606fa4bbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814d6730bd78f9f5c380ebca4fcfe714"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a814d6730bd78f9f5c380ebca4fcfe714">CAPIF</a></td></tr>
<tr class="separator:a814d6730bd78f9f5c380ebca4fcfe714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac813f10caf987ef9badfd20d9e702f2d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#ac813f10caf987ef9badfd20d9e702f2d">PBUF</a></td></tr>
<tr class="separator:ac813f10caf987ef9badfd20d9e702f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a7e85545f3f6076156643a66210910"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_p_w_m___t.html#a12a7e85545f3f6076156643a66210910">CMPBUF</a> [6]</td></tr>
<tr class="separator:a12a7e85545f3f6076156643a66210910"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l00071">71</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa1c110c817d3ee555dd6e9ae3876fe55" name="aa1c110c817d3ee555dd6e9ae3876fe55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1c110c817d3ee555dd6e9ae3876fe55">&#9670;&nbsp;</a></span>CAPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CAPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0204] BPWM Capture Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPCTL
</font><br><p> <font size="2">
Offset: 0x204  BPWM Capture Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CAPEN0</td><td><div style="word-wrap: break-word;"><b>Capture Function Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.
<br>
1 = Capture function Enabled
<br>
Capture latched the BPWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).
<br>
</div></td></tr><tr><td>
[1]</td><td>CAPEN1</td><td><div style="word-wrap: break-word;"><b>Capture Function Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.
<br>
1 = Capture function Enabled
<br>
Capture latched the BPWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).
<br>
</div></td></tr><tr><td>
[2]</td><td>CAPEN2</td><td><div style="word-wrap: break-word;"><b>Capture Function Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.
<br>
1 = Capture function Enabled
<br>
Capture latched the BPWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).
<br>
</div></td></tr><tr><td>
[3]</td><td>CAPEN3</td><td><div style="word-wrap: break-word;"><b>Capture Function Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.
<br>
1 = Capture function Enabled
<br>
Capture latched the BPWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).
<br>
</div></td></tr><tr><td>
[4]</td><td>CAPEN4</td><td><div style="word-wrap: break-word;"><b>Capture Function Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.
<br>
1 = Capture function Enabled
<br>
Capture latched the BPWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).
<br>
</div></td></tr><tr><td>
[5]</td><td>CAPEN5</td><td><div style="word-wrap: break-word;"><b>Capture Function Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.
<br>
1 = Capture function Enabled
<br>
Capture latched the BPWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).
<br>
</div></td></tr><tr><td>
[8]</td><td>CAPINV0</td><td><div style="word-wrap: break-word;"><b>Capture Inverter Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture source inverter Disabled.
<br>
1 = Capture source inverter Enabled. Reverse the input signal from GPIO.
<br>
</div></td></tr><tr><td>
[9]</td><td>CAPINV1</td><td><div style="word-wrap: break-word;"><b>Capture Inverter Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture source inverter Disabled.
<br>
1 = Capture source inverter Enabled. Reverse the input signal from GPIO.
<br>
</div></td></tr><tr><td>
[10]</td><td>CAPINV2</td><td><div style="word-wrap: break-word;"><b>Capture Inverter Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture source inverter Disabled.
<br>
1 = Capture source inverter Enabled. Reverse the input signal from GPIO.
<br>
</div></td></tr><tr><td>
[11]</td><td>CAPINV3</td><td><div style="word-wrap: break-word;"><b>Capture Inverter Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture source inverter Disabled.
<br>
1 = Capture source inverter Enabled. Reverse the input signal from GPIO.
<br>
</div></td></tr><tr><td>
[12]</td><td>CAPINV4</td><td><div style="word-wrap: break-word;"><b>Capture Inverter Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture source inverter Disabled.
<br>
1 = Capture source inverter Enabled. Reverse the input signal from GPIO.
<br>
</div></td></tr><tr><td>
[13]</td><td>CAPINV5</td><td><div style="word-wrap: break-word;"><b>Capture Inverter Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture source inverter Disabled.
<br>
1 = Capture source inverter Enabled. Reverse the input signal from GPIO.
<br>
</div></td></tr><tr><td>
[16]</td><td>RCRLDEN0</td><td><div style="word-wrap: break-word;"><b>Rising Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Rising capture reload counter Disabled.
<br>
1 = Rising capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>RCRLDEN1</td><td><div style="word-wrap: break-word;"><b>Rising Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Rising capture reload counter Disabled.
<br>
1 = Rising capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[18]</td><td>RCRLDEN2</td><td><div style="word-wrap: break-word;"><b>Rising Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Rising capture reload counter Disabled.
<br>
1 = Rising capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[19]</td><td>RCRLDEN3</td><td><div style="word-wrap: break-word;"><b>Rising Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Rising capture reload counter Disabled.
<br>
1 = Rising capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[20]</td><td>RCRLDEN4</td><td><div style="word-wrap: break-word;"><b>Rising Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Rising capture reload counter Disabled.
<br>
1 = Rising capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[21]</td><td>RCRLDEN5</td><td><div style="word-wrap: break-word;"><b>Rising Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Rising capture reload counter Disabled.
<br>
1 = Rising capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[24]</td><td>FCRLDEN0</td><td><div style="word-wrap: break-word;"><b>Falling Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Falling capture reload counter Disabled.
<br>
1 = Falling capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[25]</td><td>FCRLDEN1</td><td><div style="word-wrap: break-word;"><b>Falling Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Falling capture reload counter Disabled.
<br>
1 = Falling capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[26]</td><td>FCRLDEN2</td><td><div style="word-wrap: break-word;"><b>Falling Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Falling capture reload counter Disabled.
<br>
1 = Falling capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[27]</td><td>FCRLDEN3</td><td><div style="word-wrap: break-word;"><b>Falling Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Falling capture reload counter Disabled.
<br>
1 = Falling capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[28]</td><td>FCRLDEN4</td><td><div style="word-wrap: break-word;"><b>Falling Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Falling capture reload counter Disabled.
<br>
1 = Falling capture reload counter Enabled.
<br>
</div></td></tr><tr><td>
[29]</td><td>FCRLDEN5</td><td><div style="word-wrap: break-word;"><b>Falling Capture Reload Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Falling capture reload counter Disabled.
<br>
1 = Falling capture reload counter Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02442">2442</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a6c845326ff9d0a9b9c81e46f73ba6326" name="a6c845326ff9d0a9b9c81e46f73ba6326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c845326ff9d0a9b9c81e46f73ba6326">&#9670;&nbsp;</a></span>CAPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_b_c_a_p_d_a_t___t.html">BCAPDAT_T</a> BPWM_T::CAPDAT[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x020C] BPWM Rising and Falling Capture Data Register 0~5 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02444">2444</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a9da9087650353a31d99962606fa4bbce" name="a9da9087650353a31d99962606fa4bbce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9da9087650353a31d99962606fa4bbce">&#9670;&nbsp;</a></span>CAPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CAPIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0250] BPWM Capture Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPIEN
</font><br><p> <font size="2">
Offset: 0x250  BPWM Capture Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CAPRIENn</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Rising Latch Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture rising edge latch interrupt Disabled.
<br>
1 = Capture rising edge latch interrupt Enabled.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>CAPFIENn</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Falling Latch Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Capture falling edge latch interrupt Disabled.
<br>
1 = Capture falling edge latch interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02448">2448</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a814d6730bd78f9f5c380ebca4fcfe714" name="a814d6730bd78f9f5c380ebca4fcfe714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a814d6730bd78f9f5c380ebca4fcfe714">&#9670;&nbsp;</a></span>CAPIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CAPIF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0254] BPWM Capture Interrupt Flag Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPIF
</font><br><p> <font size="2">
Offset: 0x254  BPWM Capture Interrupt Flag Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CAPRIF0</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Rising Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding BPWM channel n.
<br>
0 = No capture rising latch condition happened.
<br>
1 = Capture rising latch condition happened, this flag will be set to high.
<br>
</div></td></tr><tr><td>
[1]</td><td>CAPRIF1</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Rising Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding BPWM channel n.
<br>
0 = No capture rising latch condition happened.
<br>
1 = Capture rising latch condition happened, this flag will be set to high.
<br>
</div></td></tr><tr><td>
[2]</td><td>CAPRIF2</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Rising Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding BPWM channel n.
<br>
0 = No capture rising latch condition happened.
<br>
1 = Capture rising latch condition happened, this flag will be set to high.
<br>
</div></td></tr><tr><td>
[3]</td><td>CAPRIF3</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Rising Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding BPWM channel n.
<br>
0 = No capture rising latch condition happened.
<br>
1 = Capture rising latch condition happened, this flag will be set to high.
<br>
</div></td></tr><tr><td>
[4]</td><td>CAPRIF4</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Rising Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding BPWM channel n.
<br>
0 = No capture rising latch condition happened.
<br>
1 = Capture rising latch condition happened, this flag will be set to high.
<br>
</div></td></tr><tr><td>
[5]</td><td>CAPRIF5</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Rising Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding BPWM channel n.
<br>
0 = No capture rising latch condition happened.
<br>
1 = Capture rising latch condition happened, this flag will be set to high.
<br>
</div></td></tr><tr><td>
[8]</td><td>CAPFIF0</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Falling Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding BPWM channel n.
<br>
0 = No capture falling latch condition happened.
<br>
1 = Capture falling latch condition happened, this flag will be set to high.
<br>
</div></td></tr><tr><td>
[9]</td><td>CAPFIF1</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Falling Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding BPWM channel n.
<br>
0 = No capture falling latch condition happened.
<br>
1 = Capture falling latch condition happened, this flag will be set to high.
<br>
</div></td></tr><tr><td>
[10]</td><td>CAPFIF2</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Falling Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding BPWM channel n.
<br>
0 = No capture falling latch condition happened.
<br>
1 = Capture falling latch condition happened, this flag will be set to high.
<br>
</div></td></tr><tr><td>
[11]</td><td>CAPFIF3</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Falling Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding BPWM channel n.
<br>
0 = No capture falling latch condition happened.
<br>
1 = Capture falling latch condition happened, this flag will be set to high.
<br>
</div></td></tr><tr><td>
[12]</td><td>CAPFIF4</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Falling Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding BPWM channel n.
<br>
0 = No capture falling latch condition happened.
<br>
1 = Capture falling latch condition happened, this flag will be set to high.
<br>
</div></td></tr><tr><td>
[13]</td><td>CAPFIF5</td><td><div style="word-wrap: break-word;"><b>BPWM Capture Falling Latch Interrupt Flag
</b><br>
This bit is writing 1 to clear. Each bit n controls the corresponding BPWM channel n.
<br>
0 = No capture falling latch condition happened.
<br>
1 = Capture falling latch condition happened, this flag will be set to high.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02449">2449</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a3f2eb4b6f616a1dbcc6404bfd3238240" name="a3f2eb4b6f616a1dbcc6404bfd3238240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f2eb4b6f616a1dbcc6404bfd3238240">&#9670;&nbsp;</a></span>CAPINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CAPINEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0200] BPWM Capture Input Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPINEN
</font><br><p> <font size="2">
Offset: 0x200  BPWM Capture Input Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CAPINEN0</td><td><div style="word-wrap: break-word;"><b>Capture Input Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM Channel capture input path Disabled
<br>
The input of BPWM channel capture function is always regarded as 0.
<br>
1 = BPWM Channel capture input path Enabled
<br>
The input of BPWM channel capture function comes from correlative multifunction pin.
<br>
</div></td></tr><tr><td>
[1]</td><td>CAPINEN1</td><td><div style="word-wrap: break-word;"><b>Capture Input Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM Channel capture input path Disabled
<br>
The input of BPWM channel capture function is always regarded as 0.
<br>
1 = BPWM Channel capture input path Enabled
<br>
The input of BPWM channel capture function comes from correlative multifunction pin.
<br>
</div></td></tr><tr><td>
[2]</td><td>CAPINEN2</td><td><div style="word-wrap: break-word;"><b>Capture Input Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM Channel capture input path Disabled
<br>
The input of BPWM channel capture function is always regarded as 0.
<br>
1 = BPWM Channel capture input path Enabled
<br>
The input of BPWM channel capture function comes from correlative multifunction pin.
<br>
</div></td></tr><tr><td>
[3]</td><td>CAPINEN3</td><td><div style="word-wrap: break-word;"><b>Capture Input Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM Channel capture input path Disabled
<br>
The input of BPWM channel capture function is always regarded as 0.
<br>
1 = BPWM Channel capture input path Enabled
<br>
The input of BPWM channel capture function comes from correlative multifunction pin.
<br>
</div></td></tr><tr><td>
[4]</td><td>CAPINEN4</td><td><div style="word-wrap: break-word;"><b>Capture Input Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM Channel capture input path Disabled
<br>
The input of BPWM channel capture function is always regarded as 0.
<br>
1 = BPWM Channel capture input path Enabled
<br>
The input of BPWM channel capture function comes from correlative multifunction pin.
<br>
</div></td></tr><tr><td>
[5]</td><td>CAPINEN5</td><td><div style="word-wrap: break-word;"><b>Capture Input Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM Channel capture input path Disabled
<br>
The input of BPWM channel capture function is always regarded as 0.
<br>
1 = BPWM Channel capture input path Enabled
<br>
The input of BPWM channel capture function comes from correlative multifunction pin.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02441">2441</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a9d0f76f40263263305af2aedd057ed49" name="a9d0f76f40263263305af2aedd057ed49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0f76f40263263305af2aedd057ed49">&#9670;&nbsp;</a></span>CAPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CAPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0208] BPWM Capture Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAPSTS
</font><br><p> <font size="2">
Offset: 0x208  BPWM Capture Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CRIFOV0</td><td><div style="word-wrap: break-word;"><b>Capture Rising Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if rising latch happened when the corresponding CAPRIF is 1
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPRIF.
<br>
</div></td></tr><tr><td>
[1]</td><td>CRIFOV1</td><td><div style="word-wrap: break-word;"><b>Capture Rising Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if rising latch happened when the corresponding CAPRIF is 1
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPRIF.
<br>
</div></td></tr><tr><td>
[2]</td><td>CRIFOV2</td><td><div style="word-wrap: break-word;"><b>Capture Rising Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if rising latch happened when the corresponding CAPRIF is 1
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPRIF.
<br>
</div></td></tr><tr><td>
[3]</td><td>CRIFOV3</td><td><div style="word-wrap: break-word;"><b>Capture Rising Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if rising latch happened when the corresponding CAPRIF is 1
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPRIF.
<br>
</div></td></tr><tr><td>
[4]</td><td>CRIFOV4</td><td><div style="word-wrap: break-word;"><b>Capture Rising Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if rising latch happened when the corresponding CAPRIF is 1
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPRIF.
<br>
</div></td></tr><tr><td>
[5]</td><td>CRIFOV5</td><td><div style="word-wrap: break-word;"><b>Capture Rising Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if rising latch happened when the corresponding CAPRIF is 1
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPRIF.
<br>
</div></td></tr><tr><td>
[8]</td><td>CFIFOV0</td><td><div style="word-wrap: break-word;"><b>Capture Falling Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if falling latch happened when the corresponding CAPFIF is 1
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPFIF.
<br>
</div></td></tr><tr><td>
[9]</td><td>CFIFOV1</td><td><div style="word-wrap: break-word;"><b>Capture Falling Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if falling latch happened when the corresponding CAPFIF is 1
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPFIF.
<br>
</div></td></tr><tr><td>
[10]</td><td>CFIFOV2</td><td><div style="word-wrap: break-word;"><b>Capture Falling Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if falling latch happened when the corresponding CAPFIF is 1
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPFIF.
<br>
</div></td></tr><tr><td>
[11]</td><td>CFIFOV3</td><td><div style="word-wrap: break-word;"><b>Capture Falling Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if falling latch happened when the corresponding CAPFIF is 1
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPFIF.
<br>
</div></td></tr><tr><td>
[12]</td><td>CFIFOV4</td><td><div style="word-wrap: break-word;"><b>Capture Falling Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if falling latch happened when the corresponding CAPFIF is 1
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPFIF.
<br>
</div></td></tr><tr><td>
[13]</td><td>CFIFOV5</td><td><div style="word-wrap: break-word;"><b>Capture Falling Interrupt Flag Overrun Status (Read Only)
</b><br>
This flag indicates if falling latch happened when the corresponding CAPFIF is 1
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: This bit will be cleared automatically when user clear corresponding CAPFIF.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02443">2443</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="aa30960e8c2ed8e6714842343db74a4a4" name="aa30960e8c2ed8e6714842343db74a4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30960e8c2ed8e6714842343db74a4a4">&#9670;&nbsp;</a></span>CLKPSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CLKPSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] BPWM Clock Prescale Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKPSC
</font><br><p> <font size="2">
Offset: 0x14  BPWM Clock Prescale Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>CLKPSC</td><td><div style="word-wrap: break-word;"><b>BPWM Counter Clock Prescale
</b><br>
The clock of BPWM counter is decided by clock prescaler
<br>
Each BPWM pair share one BPWM counter clock prescaler
<br>
The clock of BPWM counter is divided by (CLKPSC+ 1)
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02386">2386</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a41a176aaa2dd12a95bb61edad824c40f" name="a41a176aaa2dd12a95bb61edad824c40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41a176aaa2dd12a95bb61edad824c40f">&#9670;&nbsp;</a></span>CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CLKSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] BPWM Clock Source Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSRC
</font><br><p> <font size="2">
Offset: 0x10  BPWM Clock Source Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>ECLKSRC0</td><td><div style="word-wrap: break-word;"><b>BPWM_CH01 External Clock Source Select
</b><br>
000 = BPWMx_CLK, x denotes 0 or 1.
<br>
001 = TIMER0 overflow.
<br>
010 = TIMER1 overflow.
<br>
011 = TIMER2 overflow.
<br>
100 = TIMER3 overflow.
<br>
Others = Reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02385">2385</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a12a7e85545f3f6076156643a66210910" name="a12a7e85545f3f6076156643a66210910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12a7e85545f3f6076156643a66210910">&#9670;&nbsp;</a></span>CMPBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CMPBUF[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x031c] BPWM CMPDAT 0~5 Buffer <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMPBUF[6]
</font><br><p> <font size="2">
Offset: 0x31C  BPWM CMPDAT 0~5 Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CMPBUF</td><td><div style="word-wrap: break-word;"><b>BPWM Comparator Buffer (Read Only)
</b><br>
Used as CMP active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02457">2457</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="acc60e6b302a69e91514a3e809296f40b" name="acc60e6b302a69e91514a3e809296f40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc60e6b302a69e91514a3e809296f40b">&#9670;&nbsp;</a></span>CMPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CMPDAT[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] BPWM Comparator Register 0~5 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMPDAT[6]
</font><br><p> <font size="2">
Offset: 0x50  BPWM Comparator Register 0~5
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CMPDAT</td><td><div style="word-wrap: break-word;"><b>BPWM Comparator Register
</b><br>
CMPDAT use to compare with CNTR to generate BPWM waveform, interrupt and trigger EADC.
<br>
In independent mode, CMPDAT0~5 denote as 6 independent BPWM_CH0~5 compared point.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02399">2399</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a87ff01e3953a994175330c725ed93616" name="a87ff01e3953a994175330c725ed93616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87ff01e3953a994175330c725ed93616">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0090] BPWM Counter Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNT
</font><br><p> <font size="2">
Offset: 0x90  BPWM Counter Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>BPWM Data Register (Read Only)
</b><br>
User can monitor CNTR to know the current value in 16-bit period counter.
<br>
</div></td></tr><tr><td>
[16]</td><td>DIRF</td><td><div style="word-wrap: break-word;"><b>BPWM Direction Indicator Flag (Read Only)
</b><br>
0 = Counter is Down count.
<br>
1 = Counter is UP count.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02403">2403</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a60083dcea69ab7e57416f30d488c1cfd" name="a60083dcea69ab7e57416f30d488c1cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60083dcea69ab7e57416f30d488c1cfd">&#9670;&nbsp;</a></span>CNTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CNTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] BPWM Clear Counter Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNTCLR
</font><br><p> <font size="2">
Offset: 0x24  BPWM Clear Counter Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CNTCLR0</td><td><div style="word-wrap: break-word;"><b>Clear BPWM Counter Control Bit 0
</b><br>
It is automatically cleared by hardware.
<br>
0 = No effect.
<br>
1 = Clear 16-bit BPWM counter to 0000H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02391">2391</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="ac70a6f28c6cac2c2aff3a03091b48098" name="ac70a6f28c6cac2c2aff3a03091b48098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70a6f28c6cac2c2aff3a03091b48098">&#9670;&nbsp;</a></span>CNTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CNTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] BPWM Counter Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNTEN
</font><br><p> <font size="2">
Offset: 0x20  BPWM Counter Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CNTEN0</td><td><div style="word-wrap: break-word;"><b>BPWM Counter 0 Enable Bit
</b><br>
0 = BPWM Counter and clock prescaler stop running.
<br>
1 = BPWM Counter and clock prescaler start running.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02390">2390</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a778c263512843a5664308b50c7eaae09" name="a778c263512843a5664308b50c7eaae09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a778c263512843a5664308b50c7eaae09">&#9670;&nbsp;</a></span>CTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] BPWM Control Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL0
</font><br><p> <font size="2">
Offset: 0x00  BPWM Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CTRLD0</td><td><div style="word-wrap: break-word;"><b>Center Re-load
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
In up-down counter type, PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the center point of a period
<br>
</div></td></tr><tr><td>
[1]</td><td>CTRLD1</td><td><div style="word-wrap: break-word;"><b>Center Re-load
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
In up-down counter type, PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the center point of a period
<br>
</div></td></tr><tr><td>
[2]</td><td>CTRLD2</td><td><div style="word-wrap: break-word;"><b>Center Re-load
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
In up-down counter type, PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the center point of a period
<br>
</div></td></tr><tr><td>
[3]</td><td>CTRLD3</td><td><div style="word-wrap: break-word;"><b>Center Re-load
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
In up-down counter type, PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the center point of a period
<br>
</div></td></tr><tr><td>
[4]</td><td>CTRLD4</td><td><div style="word-wrap: break-word;"><b>Center Re-load
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
In up-down counter type, PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the center point of a period
<br>
</div></td></tr><tr><td>
[5]</td><td>CTRLD5</td><td><div style="word-wrap: break-word;"><b>Center Re-load
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
In up-down counter type, PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the center point of a period
<br>
</div></td></tr><tr><td>
[16]</td><td>IMMLDEN0</td><td><div style="word-wrap: break-word;"><b>Immediately Load Enable Bit(S)
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.
<br>
1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.
<br>
Note: If IMMLDENn is Enabled, WINLDENn and CTRLDn will be invalid.
<br>
</div></td></tr><tr><td>
[17]</td><td>IMMLDEN1</td><td><div style="word-wrap: break-word;"><b>Immediately Load Enable Bit(S)
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.
<br>
1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.
<br>
Note: If IMMLDENn is Enabled, WINLDENn and CTRLDn will be invalid.
<br>
</div></td></tr><tr><td>
[18]</td><td>IMMLDEN2</td><td><div style="word-wrap: break-word;"><b>Immediately Load Enable Bit(S)
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.
<br>
1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.
<br>
Note: If IMMLDENn is Enabled, WINLDENn and CTRLDn will be invalid.
<br>
</div></td></tr><tr><td>
[19]</td><td>IMMLDEN3</td><td><div style="word-wrap: break-word;"><b>Immediately Load Enable Bit(S)
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.
<br>
1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.
<br>
Note: If IMMLDENn is Enabled, WINLDENn and CTRLDn will be invalid.
<br>
</div></td></tr><tr><td>
[20]</td><td>IMMLDEN4</td><td><div style="word-wrap: break-word;"><b>Immediately Load Enable Bit(S)
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.
<br>
1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.
<br>
Note: If IMMLDENn is Enabled, WINLDENn and CTRLDn will be invalid.
<br>
</div></td></tr><tr><td>
[21]</td><td>IMMLDEN5</td><td><div style="word-wrap: break-word;"><b>Immediately Load Enable Bit(S)
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = PERIOD will load to PBUF at the end point of each period
<br>
CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.
<br>
1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.
<br>
Note: If IMMLDENn is Enabled, WINLDENn and CTRLDn will be invalid.
<br>
</div></td></tr><tr><td>
[30]</td><td>DBGHALT</td><td><div style="word-wrap: break-word;"><b>ICE Debug Mode Counter Halt (Write Protect)
</b><br>
If counter halt is enabled, BPWM all counters will keep current value until exit ICE debug mode.
<br>
0 = ICE debug mode counter halt Disabled.
<br>
1 = ICE debug mode counter halt Enabled.
<br>
Note: This register is write protected. Refer toSYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[31]</td><td>DBGTRIOFF</td><td><div style="word-wrap: break-word;"><b>ICE Debug Mode Acknowledge Disable (Write Protect)
</b><br>
0 = ICE debug mode acknowledgement effects BPWM output.
<br>
BPWM pin will be forced as tri-state while ICE debug mode acknowledged.
<br>
1 = ICE debug mode acknowledgement Disabled.
<br>
BPWM pin will keep output no matter ICE debug mode acknowledged or not.
<br>
Note: This register is write protected. Refer toSYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02380">2380</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a6ea47dfe1c24344af243b4a9f0a406da" name="a6ea47dfe1c24344af243b4a9f0a406da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea47dfe1c24344af243b4a9f0a406da">&#9670;&nbsp;</a></span>CTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::CTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] BPWM Control Register 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL1
</font><br><p> <font size="2">
Offset: 0x04  BPWM Control Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>CNTTYPE0</td><td><div style="word-wrap: break-word;"><b>BPWM Counter Behavior Type 0
</b><br>
Each bit n controls corresponding BPWM channel n.
<br>
00 = Up counter type (supports in capture mode).
<br>
01 = Down count type (supports in capture mode).
<br>
10 = Up-down counter type.
<br>
11 = Reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02381">2381</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a928dccd485496cabdb25c7f213f43c3f" name="a928dccd485496cabdb25c7f213f43c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928dccd485496cabdb25c7f213f43c3f">&#9670;&nbsp;</a></span>EADCTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::EADCTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00f8] BPWM Trigger EADC Source Select Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">EADCTS0
</font><br><p> <font size="2">
Offset: 0xF8  BPWM Trigger EADC Source Select Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>TRGSEL0</td><td><div style="word-wrap: break-word;"><b>BPWM_CH0 Trigger EADC Source Select
</b><br>
0000 = BPWM_CH0 zero point.
<br>
0001 = BPWM_CH0 period point.
<br>
0010 = BPWM_CH0 zero or period point.
<br>
0011 = BPWM_CH0 up-count CMPDAT point.
<br>
0100 = BPWM_CH0 down-count CMPDAT point.
<br>
0101 = Reserved.
<br>
0110 = Reserved.
<br>
0111 = Reserved.
<br>
1000 = BPWM_CH1 up-count CMPDAT point.
<br>
1001 = BPWM_CH1 down-count CMPDAT point.
<br>
Others reserved
<br>
</div></td></tr><tr><td>
[7]</td><td>TRGEN0</td><td><div style="word-wrap: break-word;"><b>BPWM_CH0 Trigger EADC Enable Bit
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>TRGSEL1</td><td><div style="word-wrap: break-word;"><b>BPWM_CH1 Trigger EADC Source Select
</b><br>
0000 = BPWM_CH0 zero point.
<br>
0001 = BPWM_CH0 period point.
<br>
0010 = BPWM_CH0 zero or period point.
<br>
0011 = BPWM_CH0 up-count CMPDAT point.
<br>
0100 = BPWM_CH0 down-count CMPDAT point.
<br>
0101 = Reserved.
<br>
0110 = Reserved.
<br>
0111 = Reserved.
<br>
1000 = BPWM_CH1 up-count CMPDAT point.
<br>
1001 = BPWM_CH1 down-count CMPDAT point.
<br>
Others reserved
<br>
</div></td></tr><tr><td>
[15]</td><td>TRGEN1</td><td><div style="word-wrap: break-word;"><b>BPWM_CH1 Trigger EADC Enable Bit
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>TRGSEL2</td><td><div style="word-wrap: break-word;"><b>BPWM_CH2 Trigger EADC Source Select
</b><br>
0000 = BPWM_CH2 zero point.
<br>
0001 = BPWM_CH2 period point.
<br>
0010 = BPWM_CH2 zero or period point.
<br>
0011 = BPWM_CH2 up-count CMPDAT point.
<br>
0100 = BPWM_CH2 down-count CMPDAT point.
<br>
0101 = Reserved.
<br>
0110 = Reserved.
<br>
0111 = Reserved.
<br>
1000 = BPWM_CH3 up-count CMPDAT point.
<br>
1001 = BPWM_CH3 down-count CMPDAT point.
<br>
Others reserved
<br>
</div></td></tr><tr><td>
[23]</td><td>TRGEN2</td><td><div style="word-wrap: break-word;"><b>BPWM_CH2 Trigger EADC Enable Bit
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>TRGSEL3</td><td><div style="word-wrap: break-word;"><b>BPWM_CH3 Trigger EADC Source Select
</b><br>
0000 = BPWM_CH2 zero point.
<br>
0001 = BPWM_CH2 period point.
<br>
0010 = BPWM_CH2 zero or period point.
<br>
0011 = BPWM_CH2 up-count CMPDAT point.
<br>
0100 = BPWM_CH2 down-count CMPDAT point.
<br>
0101 = Reserved.
<br>
0110 = Reserved.
<br>
0111 = Reserved.
<br>
1000 = BPWM_CH3 up-count CMPDAT point.
<br>
1001 = BPWM_CH3 down-count CMPDAT point.
<br>
Others reserved.
<br>
</div></td></tr><tr><td>
[31]</td><td>TRGEN3</td><td><div style="word-wrap: break-word;"><b>BPWM_CH3 Trigger EADC Enable Bit
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02427">2427</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="aed0d950f07b62065a39a5ac4c22e33e7" name="aed0d950f07b62065a39a5ac4c22e33e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed0d950f07b62065a39a5ac4c22e33e7">&#9670;&nbsp;</a></span>EADCTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::EADCTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00fc] BPWM Trigger EADC Source Select Register 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">EADCTS1
</font><br><p> <font size="2">
Offset: 0xFC  BPWM Trigger EADC Source Select Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>TRGSEL4</td><td><div style="word-wrap: break-word;"><b>BPWM_CH4 Trigger EADC Source Select
</b><br>
0000 = BPWM_CH4 zero point.
<br>
0001 = BPWM_CH4 period point.
<br>
0010 = BPWM_CH4 zero or period point.
<br>
0011 = BPWM_CH4 up-count CMPDAT point.
<br>
0100 = BPWM_CH4 down-count CMPDAT point.
<br>
0101 = Reserved.
<br>
0110 = Reserved.
<br>
0111 = Reserved.
<br>
1000 = BPWM_CH5 up-count CMPDAT point.
<br>
1001 = BPWM_CH5 down-count CMPDAT point.
<br>
Others reserved
<br>
</div></td></tr><tr><td>
[7]</td><td>TRGEN4</td><td><div style="word-wrap: break-word;"><b>BPWM_CH4 Trigger EADC Enable Bit
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>TRGSEL5</td><td><div style="word-wrap: break-word;"><b>BPWM_CH5 Trigger EADC Source Select
</b><br>
0000 = BPWM_CH4 zero point.
<br>
0001 = BPWM_CH4 period point.
<br>
0010 = BPWM_CH4 zero or period point.
<br>
0011 = BPWM_CH4 up-count CMPDAT point.
<br>
0100 = BPWM_CH4 down-count CMPDAT point.
<br>
0101 = Reserved.
<br>
0110 = Reserved.
<br>
0111 = Reserved.
<br>
1000 = BPWM_CH5 up-count CMPDAT point.
<br>
1001 = BPWM_CH5 down-count CMPDAT point.
<br>
Others reserved
<br>
</div></td></tr><tr><td>
[15]</td><td>TRGEN5</td><td><div style="word-wrap: break-word;"><b>BPWM_CH5 Trigger EADC Enable Bit
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02428">2428</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="add5d65c9b950742d862ed4e20f35b5ff" name="add5d65c9b950742d862ed4e20f35b5ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add5d65c9b950742d862ed4e20f35b5ff">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00e0] BPWM Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN
</font><br><p> <font size="2">
Offset: 0xE0  BPWM Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ZIEN0</td><td><div style="word-wrap: break-word;"><b>BPWM Zero Point Interrupt 0 Enable Bit
</b><br>
0 = Zero point interrupt Disabled.
<br>
1 = Zero point interrupt Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>PIEN0</td><td><div style="word-wrap: break-word;"><b>BPWM Period Point Interrupt 0 Enable Bit
</b><br>
0 = Period point interrupt Disabled.
<br>
1 = Period point interrupt Enabled.
<br>
Note: When up-down counter type period point means center point.
<br>
</div></td></tr><tr><td>
[16]</td><td>CMPUIEN0</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Compare up count interrupt Disabled.
<br>
1 = Compare up count interrupt Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>CMPUIEN1</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Compare up count interrupt Disabled.
<br>
1 = Compare up count interrupt Enabled.
<br>
</div></td></tr><tr><td>
[18]</td><td>CMPUIEN2</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Compare up count interrupt Disabled.
<br>
1 = Compare up count interrupt Enabled.
<br>
</div></td></tr><tr><td>
[19]</td><td>CMPUIEN3</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Compare up count interrupt Disabled.
<br>
1 = Compare up count interrupt Enabled.
<br>
</div></td></tr><tr><td>
[20]</td><td>CMPUIEN4</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Compare up count interrupt Disabled.
<br>
1 = Compare up count interrupt Enabled.
<br>
</div></td></tr><tr><td>
[21]</td><td>CMPUIEN5</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Compare up count interrupt Disabled.
<br>
1 = Compare up count interrupt Enabled.
<br>
</div></td></tr><tr><td>
[24]</td><td>CMPDIEN0</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Compare down count interrupt Disabled.
<br>
1 = Compare down count interrupt Enabled.
<br>
</div></td></tr><tr><td>
[25]</td><td>CMPDIEN1</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Compare down count interrupt Disabled.
<br>
1 = Compare down count interrupt Enabled.
<br>
</div></td></tr><tr><td>
[26]</td><td>CMPDIEN2</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Compare down count interrupt Disabled.
<br>
1 = Compare down count interrupt Enabled.
<br>
</div></td></tr><tr><td>
[27]</td><td>CMPDIEN3</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Compare down count interrupt Disabled.
<br>
1 = Compare down count interrupt Enabled.
<br>
</div></td></tr><tr><td>
[28]</td><td>CMPDIEN4</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Compare down count interrupt Disabled.
<br>
1 = Compare down count interrupt Enabled.
<br>
</div></td></tr><tr><td>
[29]</td><td>CMPDIEN5</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Count Interrupt Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Compare down count interrupt Disabled.
<br>
1 = Compare down count interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02419">2419</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a58e14cb2dd0a3a6fee57a6269081c84e" name="a58e14cb2dd0a3a6fee57a6269081c84e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e14cb2dd0a3a6fee57a6269081c84e">&#9670;&nbsp;</a></span>INTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00e8] BPWM Interrupt Flag Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS
</font><br><p> <font size="2">
Offset: 0xE8  BPWM Interrupt Flag Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ZIF0</td><td><div style="word-wrap: break-word;"><b>BPWM Zero Point Interrupt Flag 0
</b><br>
This bit is set by hardware when BPWM_CH0 counter reaches zero, software can write 1 to clear this bit to zero.
<br>
</div></td></tr><tr><td>
[8]</td><td>PIF0</td><td><div style="word-wrap: break-word;"><b>BPWM Period Point Interrupt Flag 0
</b><br>
This bit is set by hardware when BPWM_CH0 counter reaches BPWM_PERIOD0, software can write 1 to clear this bit to zero.
<br>
</div></td></tr><tr><td>
[16]</td><td>CMPUIF0</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Count Interrupt Flag
</b><br>
Flag is set by hardware when BPWM counter up count and reaches BPWM_CMPDATn, software can clear this bit by writing 1 to it
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.
<br>
</div></td></tr><tr><td>
[17]</td><td>CMPUIF1</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Count Interrupt Flag
</b><br>
Flag is set by hardware when BPWM counter up count and reaches BPWM_CMPDATn, software can clear this bit by writing 1 to it
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.
<br>
</div></td></tr><tr><td>
[18]</td><td>CMPUIF2</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Count Interrupt Flag
</b><br>
Flag is set by hardware when BPWM counter up count and reaches BPWM_CMPDATn, software can clear this bit by writing 1 to it
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.
<br>
</div></td></tr><tr><td>
[19]</td><td>CMPUIF3</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Count Interrupt Flag
</b><br>
Flag is set by hardware when BPWM counter up count and reaches BPWM_CMPDATn, software can clear this bit by writing 1 to it
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.
<br>
</div></td></tr><tr><td>
[20]</td><td>CMPUIF4</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Count Interrupt Flag
</b><br>
Flag is set by hardware when BPWM counter up count and reaches BPWM_CMPDATn, software can clear this bit by writing 1 to it
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.
<br>
</div></td></tr><tr><td>
[21]</td><td>CMPUIF5</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Count Interrupt Flag
</b><br>
Flag is set by hardware when BPWM counter up count and reaches BPWM_CMPDATn, software can clear this bit by writing 1 to it
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
Note: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.
<br>
</div></td></tr><tr><td>
[24]</td><td>CMPDIF0</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Count Interrupt Flag
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
Flag is set by hardware when BPWM counter down count and reaches BPWM_CMPDATn, software can clear this bit by writing 1 to it.
<br>
Note: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.
<br>
</div></td></tr><tr><td>
[25]</td><td>CMPDIF1</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Count Interrupt Flag
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
Flag is set by hardware when BPWM counter down count and reaches BPWM_CMPDATn, software can clear this bit by writing 1 to it.
<br>
Note: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.
<br>
</div></td></tr><tr><td>
[26]</td><td>CMPDIF2</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Count Interrupt Flag
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
Flag is set by hardware when BPWM counter down count and reaches BPWM_CMPDATn, software can clear this bit by writing 1 to it.
<br>
Note: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.
<br>
</div></td></tr><tr><td>
[27]</td><td>CMPDIF3</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Count Interrupt Flag
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
Flag is set by hardware when BPWM counter down count and reaches BPWM_CMPDATn, software can clear this bit by writing 1 to it.
<br>
Note: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.
<br>
</div></td></tr><tr><td>
[28]</td><td>CMPDIF4</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Count Interrupt Flag
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
Flag is set by hardware when BPWM counter down count and reaches BPWM_CMPDATn, software can clear this bit by writing 1 to it.
<br>
Note: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.
<br>
</div></td></tr><tr><td>
[29]</td><td>CMPDIF5</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Count Interrupt Flag
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
Flag is set by hardware when BPWM counter down count and reaches BPWM_CMPDATn, software can clear this bit by writing 1 to it.
<br>
Note: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02423">2423</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a41c3e2da987c51b717538c420d2ec8f8" name="a41c3e2da987c51b717538c420d2ec8f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c3e2da987c51b717538c420d2ec8f8">&#9670;&nbsp;</a></span>MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::MSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00bc] BPWM Mask Data Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MSK
</font><br><p> <font size="2">
Offset: 0xBC  BPWM Mask Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MSKDAT0</td><td><div style="word-wrap: break-word;"><b>BPWM Mask Data Bit
</b><br>
This data bit control the state of BPWMn output pin, if corresponding mask function is enabled
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Output logic low to BPWMn.
<br>
1 = Output logic high to BPWMn.
<br>
</div></td></tr><tr><td>
[1]</td><td>MSKDAT1</td><td><div style="word-wrap: break-word;"><b>BPWM Mask Data Bit
</b><br>
This data bit control the state of BPWMn output pin, if corresponding mask function is enabled
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Output logic low to BPWMn.
<br>
1 = Output logic high to BPWMn.
<br>
</div></td></tr><tr><td>
[2]</td><td>MSKDAT2</td><td><div style="word-wrap: break-word;"><b>BPWM Mask Data Bit
</b><br>
This data bit control the state of BPWMn output pin, if corresponding mask function is enabled
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Output logic low to BPWMn.
<br>
1 = Output logic high to BPWMn.
<br>
</div></td></tr><tr><td>
[3]</td><td>MSKDAT3</td><td><div style="word-wrap: break-word;"><b>BPWM Mask Data Bit
</b><br>
This data bit control the state of BPWMn output pin, if corresponding mask function is enabled
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Output logic low to BPWMn.
<br>
1 = Output logic high to BPWMn.
<br>
</div></td></tr><tr><td>
[4]</td><td>MSKDAT4</td><td><div style="word-wrap: break-word;"><b>BPWM Mask Data Bit
</b><br>
This data bit control the state of BPWMn output pin, if corresponding mask function is enabled
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Output logic low to BPWMn.
<br>
1 = Output logic high to BPWMn.
<br>
</div></td></tr><tr><td>
[5]</td><td>MSKDAT5</td><td><div style="word-wrap: break-word;"><b>BPWM Mask Data Bit
</b><br>
This data bit control the state of BPWMn output pin, if corresponding mask function is enabled
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Output logic low to BPWMn.
<br>
1 = Output logic high to BPWMn.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02410">2410</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a02b43883039bd22d41f72fef87a6513b" name="a02b43883039bd22d41f72fef87a6513b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b43883039bd22d41f72fef87a6513b">&#9670;&nbsp;</a></span>MSKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::MSKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b8] BPWM Mask Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MSKEN
</font><br><p> <font size="2">
Offset: 0xB8  BPWM Mask Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MSKEN0</td><td><div style="word-wrap: break-word;"><b>BPWM Mask Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
The BPWM output signal will be masked when this bit is enabled
<br>
The corresponding BPWM channel n will output MSKDATn (BPWM_MSK[5:0]) data.
<br>
0 = BPWM output signal is non-masked.
<br>
1 = BPWM output signal is masked and output MSKDATn data.
<br>
</div></td></tr><tr><td>
[1]</td><td>MSKEN1</td><td><div style="word-wrap: break-word;"><b>BPWM Mask Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
The BPWM output signal will be masked when this bit is enabled
<br>
The corresponding BPWM channel n will output MSKDATn (BPWM_MSK[5:0]) data.
<br>
0 = BPWM output signal is non-masked.
<br>
1 = BPWM output signal is masked and output MSKDATn data.
<br>
</div></td></tr><tr><td>
[2]</td><td>MSKEN2</td><td><div style="word-wrap: break-word;"><b>BPWM Mask Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
The BPWM output signal will be masked when this bit is enabled
<br>
The corresponding BPWM channel n will output MSKDATn (BPWM_MSK[5:0]) data.
<br>
0 = BPWM output signal is non-masked.
<br>
1 = BPWM output signal is masked and output MSKDATn data.
<br>
</div></td></tr><tr><td>
[3]</td><td>MSKEN3</td><td><div style="word-wrap: break-word;"><b>BPWM Mask Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
The BPWM output signal will be masked when this bit is enabled
<br>
The corresponding BPWM channel n will output MSKDATn (BPWM_MSK[5:0]) data.
<br>
0 = BPWM output signal is non-masked.
<br>
1 = BPWM output signal is masked and output MSKDATn data.
<br>
</div></td></tr><tr><td>
[4]</td><td>MSKEN4</td><td><div style="word-wrap: break-word;"><b>BPWM Mask Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
The BPWM output signal will be masked when this bit is enabled
<br>
The corresponding BPWM channel n will output MSKDATn (BPWM_MSK[5:0]) data.
<br>
0 = BPWM output signal is non-masked.
<br>
1 = BPWM output signal is masked and output MSKDATn data.
<br>
</div></td></tr><tr><td>
[5]</td><td>MSKEN5</td><td><div style="word-wrap: break-word;"><b>BPWM Mask Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
The BPWM output signal will be masked when this bit is enabled
<br>
The corresponding BPWM channel n will output MSKDATn (BPWM_MSK[5:0]) data.
<br>
0 = BPWM output signal is non-masked.
<br>
1 = BPWM output signal is masked and output MSKDATn data.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02409">2409</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="ac813f10caf987ef9badfd20d9e702f2d" name="ac813f10caf987ef9badfd20d9e702f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac813f10caf987ef9badfd20d9e702f2d">&#9670;&nbsp;</a></span>PBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::PBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0304] BPWM PERIOD Buffer <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PBUF
</font><br><p> <font size="2">
Offset: 0x304  BPWM PERIOD Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>PBUF</td><td><div style="word-wrap: break-word;"><b>BPWM Period Buffer (Read Only)
</b><br>
Used as PERIOD active register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02453">2453</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a67c8fa97612ddc7170e6296bbc286983" name="a67c8fa97612ddc7170e6296bbc286983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c8fa97612ddc7170e6296bbc286983">&#9670;&nbsp;</a></span>PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::PERIOD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] BPWM Period Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PERIOD
</font><br><p> <font size="2">
Offset: 0x30  BPWM Period Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>PERIOD</td><td><div style="word-wrap: break-word;"><b>BPWM Period Register
</b><br>
Up-Count mode: In this mode, BPWM counter counts from 0 to PERIOD, and restarts from 0.
<br>
Down-Count mode: In this mode, BPWM counter counts from PERIOD to 0, and restarts from PERIOD.
<br>
BPWM period time = (PERIOD+1) * BPWM_CLK period.
<br>
Up-Down-Count mode: In this mode, BPWM counter counts from 0 to PERIOD, then decrements to 0 and repeats again.
<br>
BPWM period time = 2 * PERIOD * BPWM_CLK period.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02395">2395</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="aa601b80b5e43808acb498e6f7437e3df" name="aa601b80b5e43808acb498e6f7437e3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa601b80b5e43808acb498e6f7437e3df">&#9670;&nbsp;</a></span>POEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::POEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d8] BPWM Output Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">POEN
</font><br><p> <font size="2">
Offset: 0xD8  BPWM Output Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>POEN0</td><td><div style="word-wrap: break-word;"><b>BPWM Pin Output Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM pin at tri-state.
<br>
1 = BPWM pin in output mode.
<br>
</div></td></tr><tr><td>
[1]</td><td>POEN1</td><td><div style="word-wrap: break-word;"><b>BPWM Pin Output Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM pin at tri-state.
<br>
1 = BPWM pin in output mode.
<br>
</div></td></tr><tr><td>
[2]</td><td>POEN2</td><td><div style="word-wrap: break-word;"><b>BPWM Pin Output Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM pin at tri-state.
<br>
1 = BPWM pin in output mode.
<br>
</div></td></tr><tr><td>
[3]</td><td>POEN3</td><td><div style="word-wrap: break-word;"><b>BPWM Pin Output Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM pin at tri-state.
<br>
1 = BPWM pin in output mode.
<br>
</div></td></tr><tr><td>
[4]</td><td>POEN4</td><td><div style="word-wrap: break-word;"><b>BPWM Pin Output Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM pin at tri-state.
<br>
1 = BPWM pin in output mode.
<br>
</div></td></tr><tr><td>
[5]</td><td>POEN5</td><td><div style="word-wrap: break-word;"><b>BPWM Pin Output Enable Bits
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM pin at tri-state.
<br>
1 = BPWM pin in output mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02415">2415</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="ac370487e80ea6ee2e0a48e16e5327feb" name="ac370487e80ea6ee2e0a48e16e5327feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac370487e80ea6ee2e0a48e16e5327feb">&#9670;&nbsp;</a></span>POLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::POLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d4] BPWM Pin Polar Inverse Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">POLCTL
</font><br><p> <font size="2">
Offset: 0xD4  BPWM Pin Polar Inverse Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PINV0</td><td><div style="word-wrap: break-word;"><b>BPWM PIN Polar Inverse Control
</b><br>
The register controls polarity state of BPWM output
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM output polar inverse Disabled.
<br>
1 = BPWM output polar inverse Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>PINV1</td><td><div style="word-wrap: break-word;"><b>BPWM PIN Polar Inverse Control
</b><br>
The register controls polarity state of BPWM output
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM output polar inverse Disabled.
<br>
1 = BPWM output polar inverse Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>PINV2</td><td><div style="word-wrap: break-word;"><b>BPWM PIN Polar Inverse Control
</b><br>
The register controls polarity state of BPWM output
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM output polar inverse Disabled.
<br>
1 = BPWM output polar inverse Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>PINV3</td><td><div style="word-wrap: break-word;"><b>BPWM PIN Polar Inverse Control
</b><br>
The register controls polarity state of BPWM output
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM output polar inverse Disabled.
<br>
1 = BPWM output polar inverse Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>PINV4</td><td><div style="word-wrap: break-word;"><b>BPWM PIN Polar Inverse Control
</b><br>
The register controls polarity state of BPWM output
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM output polar inverse Disabled.
<br>
1 = BPWM output polar inverse Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>PINV5</td><td><div style="word-wrap: break-word;"><b>BPWM PIN Polar Inverse Control
</b><br>
The register controls polarity state of BPWM output
<br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = BPWM output polar inverse Disabled.
<br>
1 = BPWM output polar inverse Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02414">2414</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="ae857929659513e2d68637cb29b3f0050" name="ae857929659513e2d68637cb29b3f0050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae857929659513e2d68637cb29b3f0050">&#9670;&nbsp;</a></span>SSCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::SSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0110] BPWM Synchronous Start Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SSCTL
</font><br><p> <font size="2">
Offset: 0x110  BPWM Synchronous Start Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SSEN0</td><td><div style="word-wrap: break-word;"><b>BPWM Synchronous Start Function 0 Enable Bit
</b><br>
When synchronous start function is enabled, the BPWM_CH0 counter enable bit (CNTEN0) can be enabled by writing BPWM synchronous start trigger bit (CNTSEN).
<br>
0 = BPWM synchronous start function Disabled.
<br>
1 = BPWM synchronous start function Enabled.
<br>
</div></td></tr><tr><td>
[9:8]</td><td>SSRC</td><td><div style="word-wrap: break-word;"><b>BPWM Synchronous Start Source Select
</b><br>
00 = Synchronous start source come from PWM0.
<br>
01 = Synchronous start source come from PWM1.
<br>
10 = Synchronous start source come from BPWM0.
<br>
11 = Synchronous start source come from BPWM1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02432">2432</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a46e12bf5136e6348e15535da887d9457" name="a46e12bf5136e6348e15535da887d9457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46e12bf5136e6348e15535da887d9457">&#9670;&nbsp;</a></span>SSTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::SSTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0114] BPWM Synchronous Start Trigger Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SSTRG
</font><br><p> <font size="2">
Offset: 0x114  BPWM Synchronous Start Trigger Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CNTSEN</td><td><div style="word-wrap: break-word;"><b>BPWM Counter Synchronous Start Enable Bit(Write Only)
</b><br>
BPMW counter synchronous enable function is used to make PWM or BPWM channels start counting at the same time.
<br>
Writing this bit to 1 will also set the counter enable bit if correlated BPWM channel counter synchronous start function is enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02433">2433</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a741424ed7d3ab37ece847ae0955f0f84" name="a741424ed7d3ab37ece847ae0955f0f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741424ed7d3ab37ece847ae0955f0f84">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0120] BPWM Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">STATUS
</font><br><p> <font size="2">
Offset: 0x120  BPWM Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CNTMAX0</td><td><div style="word-wrap: break-word;"><b>Time-base Counter 0 Equal to 0xFFFF Latched Status
</b><br>
0 = indicates the time-base counter never reached its maximum value 0xFFFF.
<br>
1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[16]</td><td>EADCTRG0</td><td><div style="word-wrap: break-word;"><b>EADC Start of Conversion Status
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Indicates no EADC start of conversion trigger event has occurred.
<br>
1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[17]</td><td>EADCTRG1</td><td><div style="word-wrap: break-word;"><b>EADC Start of Conversion Status
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Indicates no EADC start of conversion trigger event has occurred.
<br>
1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[18]</td><td>EADCTRG2</td><td><div style="word-wrap: break-word;"><b>EADC Start of Conversion Status
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Indicates no EADC start of conversion trigger event has occurred.
<br>
1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[19]</td><td>EADCTRG3</td><td><div style="word-wrap: break-word;"><b>EADC Start of Conversion Status
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Indicates no EADC start of conversion trigger event has occurred.
<br>
1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[20]</td><td>EADCTRG4</td><td><div style="word-wrap: break-word;"><b>EADC Start of Conversion Status
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Indicates no EADC start of conversion trigger event has occurred.
<br>
1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.
<br>
</div></td></tr><tr><td>
[21]</td><td>EADCTRG5</td><td><div style="word-wrap: break-word;"><b>EADC Start of Conversion Status
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
0 = Indicates no EADC start of conversion trigger event has occurred.
<br>
1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02437">2437</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a8890ffc1aad6b3bf700b73d6ef16c813" name="a8890ffc1aad6b3bf700b73d6ef16c813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8890ffc1aad6b3bf700b73d6ef16c813">&#9670;&nbsp;</a></span>WGCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::WGCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b0] BPWM Generation Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">WGCTL0
</font><br><p> <font size="2">
Offset: 0xB0  BPWM Generation Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>ZPCTL0</td><td><div style="word-wrap: break-word;"><b>BPWM Zero Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM zero point output Low.
<br>
10 = BPWM zero point output High.
<br>
11 = BPWM zero point output Toggle.
<br>
BPWM can control output level when BPWM counter count to zero.
<br>
</div></td></tr><tr><td>
[3:2]</td><td>ZPCTL1</td><td><div style="word-wrap: break-word;"><b>BPWM Zero Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM zero point output Low.
<br>
10 = BPWM zero point output High.
<br>
11 = BPWM zero point output Toggle.
<br>
BPWM can control output level when BPWM counter count to zero.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>ZPCTL2</td><td><div style="word-wrap: break-word;"><b>BPWM Zero Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM zero point output Low.
<br>
10 = BPWM zero point output High.
<br>
11 = BPWM zero point output Toggle.
<br>
BPWM can control output level when BPWM counter count to zero.
<br>
</div></td></tr><tr><td>
[7:6]</td><td>ZPCTL3</td><td><div style="word-wrap: break-word;"><b>BPWM Zero Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM zero point output Low.
<br>
10 = BPWM zero point output High.
<br>
11 = BPWM zero point output Toggle.
<br>
BPWM can control output level when BPWM counter count to zero.
<br>
</div></td></tr><tr><td>
[9:8]</td><td>ZPCTL4</td><td><div style="word-wrap: break-word;"><b>BPWM Zero Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM zero point output Low.
<br>
10 = BPWM zero point output High.
<br>
11 = BPWM zero point output Toggle.
<br>
BPWM can control output level when BPWM counter count to zero.
<br>
</div></td></tr><tr><td>
[11:10]</td><td>ZPCTL5</td><td><div style="word-wrap: break-word;"><b>BPWM Zero Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM zero point output Low.
<br>
10 = BPWM zero point output High.
<br>
11 = BPWM zero point output Toggle.
<br>
BPWM can control output level when BPWM counter count to zero.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>PRDPCTL0</td><td><div style="word-wrap: break-word;"><b>BPWM Period (Center) Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM period (center) point output Low.
<br>
10 = BPWM period (center) point output High.
<br>
11 = BPWM period (center) point output Toggle.
<br>
BPWM can control output level when BPWM counter count to (PERIOD+1).
<br>
Note: This bit is center point control when BPWM counter operating in up-down counter type.
<br>
</div></td></tr><tr><td>
[19:18]</td><td>PRDPCTL1</td><td><div style="word-wrap: break-word;"><b>BPWM Period (Center) Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM period (center) point output Low.
<br>
10 = BPWM period (center) point output High.
<br>
11 = BPWM period (center) point output Toggle.
<br>
BPWM can control output level when BPWM counter count to (PERIOD+1).
<br>
Note: This bit is center point control when BPWM counter operating in up-down counter type.
<br>
</div></td></tr><tr><td>
[21:20]</td><td>PRDPCTL2</td><td><div style="word-wrap: break-word;"><b>BPWM Period (Center) Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM period (center) point output Low.
<br>
10 = BPWM period (center) point output High.
<br>
11 = BPWM period (center) point output Toggle.
<br>
BPWM can control output level when BPWM counter count to (PERIOD+1).
<br>
Note: This bit is center point control when BPWM counter operating in up-down counter type.
<br>
</div></td></tr><tr><td>
[23:22]</td><td>PRDPCTL3</td><td><div style="word-wrap: break-word;"><b>BPWM Period (Center) Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM period (center) point output Low.
<br>
10 = BPWM period (center) point output High.
<br>
11 = BPWM period (center) point output Toggle.
<br>
BPWM can control output level when BPWM counter count to (PERIOD+1).
<br>
Note: This bit is center point control when BPWM counter operating in up-down counter type.
<br>
</div></td></tr><tr><td>
[25:24]</td><td>PRDPCTL4</td><td><div style="word-wrap: break-word;"><b>BPWM Period (Center) Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM period (center) point output Low.
<br>
10 = BPWM period (center) point output High.
<br>
11 = BPWM period (center) point output Toggle.
<br>
BPWM can control output level when BPWM counter count to (PERIOD+1).
<br>
Note: This bit is center point control when BPWM counter operating in up-down counter type.
<br>
</div></td></tr><tr><td>
[27:26]</td><td>PRDPCTL5</td><td><div style="word-wrap: break-word;"><b>BPWM Period (Center) Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM period (center) point output Low.
<br>
10 = BPWM period (center) point output High.
<br>
11 = BPWM period (center) point output Toggle.
<br>
BPWM can control output level when BPWM counter count to (PERIOD+1).
<br>
Note: This bit is center point control when BPWM counter operating in up-down counter type.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02407">2407</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<a id="a621df061774c01a30990f53a45ec8b49" name="a621df061774c01a30990f53a45ec8b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a621df061774c01a30990f53a45ec8b49">&#9670;&nbsp;</a></span>WGCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BPWM_T::WGCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b4] BPWM Generation Register 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">WGCTL1
</font><br><p> <font size="2">
Offset: 0xB4  BPWM Generation Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>CMPUCTL0</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM compare up point output Low.
<br>
10 = BPWM compare up point output High.
<br>
11 = BPWM compare up point output Toggle.
<br>
BPWM can control output level when BPWM counter up count to CMPDAT.
<br>
</div></td></tr><tr><td>
[3:2]</td><td>CMPUCTL1</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM compare up point output Low.
<br>
10 = BPWM compare up point output High.
<br>
11 = BPWM compare up point output Toggle.
<br>
BPWM can control output level when BPWM counter up count to CMPDAT.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>CMPUCTL2</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM compare up point output Low.
<br>
10 = BPWM compare up point output High.
<br>
11 = BPWM compare up point output Toggle.
<br>
BPWM can control output level when BPWM counter up count to CMPDAT.
<br>
</div></td></tr><tr><td>
[7:6]</td><td>CMPUCTL3</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM compare up point output Low.
<br>
10 = BPWM compare up point output High.
<br>
11 = BPWM compare up point output Toggle.
<br>
BPWM can control output level when BPWM counter up count to CMPDAT.
<br>
</div></td></tr><tr><td>
[9:8]</td><td>CMPUCTL4</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM compare up point output Low.
<br>
10 = BPWM compare up point output High.
<br>
11 = BPWM compare up point output Toggle.
<br>
BPWM can control output level when BPWM counter up count to CMPDAT.
<br>
</div></td></tr><tr><td>
[11:10]</td><td>CMPUCTL5</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Up Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM compare up point output Low.
<br>
10 = BPWM compare up point output High.
<br>
11 = BPWM compare up point output Toggle.
<br>
BPWM can control output level when BPWM counter up count to CMPDAT.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>CMPDCTL0</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM compare down point output Low.
<br>
10 = BPWM compare down point output High.
<br>
11 = BPWM compare down point output Toggle.
<br>
BPWM can control output level when BPWM counter down count to CMPDAT.
<br>
</div></td></tr><tr><td>
[19:18]</td><td>CMPDCTL1</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM compare down point output Low.
<br>
10 = BPWM compare down point output High.
<br>
11 = BPWM compare down point output Toggle.
<br>
BPWM can control output level when BPWM counter down count to CMPDAT.
<br>
</div></td></tr><tr><td>
[21:20]</td><td>CMPDCTL2</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM compare down point output Low.
<br>
10 = BPWM compare down point output High.
<br>
11 = BPWM compare down point output Toggle.
<br>
BPWM can control output level when BPWM counter down count to CMPDAT.
<br>
</div></td></tr><tr><td>
[23:22]</td><td>CMPDCTL3</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM compare down point output Low.
<br>
10 = BPWM compare down point output High.
<br>
11 = BPWM compare down point output Toggle.
<br>
BPWM can control output level when BPWM counter down count to CMPDAT.
<br>
</div></td></tr><tr><td>
[25:24]</td><td>CMPDCTL4</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM compare down point output Low.
<br>
10 = BPWM compare down point output High.
<br>
11 = BPWM compare down point output Toggle.
<br>
BPWM can control output level when BPWM counter down count to CMPDAT.
<br>
</div></td></tr><tr><td>
[27:26]</td><td>CMPDCTL5</td><td><div style="word-wrap: break-word;"><b>BPWM Compare Down Point Control
</b><br>
Each bit n controls the corresponding BPWM channel n.
<br>
00 = Do nothing.
<br>
01 = BPWM compare down point output Low.
<br>
10 = BPWM compare down point output High.
<br>
11 = BPWM compare down point output Toggle.
<br>
BPWM can control output level when BPWM counter down count to CMPDAT.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="bpwm__reg_8h_source.html#l02408">2408</a> of file <a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="bpwm__reg_8h_source.html">bpwm_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:26 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
