-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity solve_NTRU_FFT_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    vla1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    vla1_ce0 : OUT STD_LOGIC;
    vla1_we0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    vla1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    vla1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    vla1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    vla1_ce1 : OUT STD_LOGIC;
    vla1_we1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    vla1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    vla1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    f : IN STD_LOGIC_VECTOR (13 downto 0);
    logn : IN STD_LOGIC_VECTOR (31 downto 0);
    fpr_gm_tab_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    fpr_gm_tab_ce0 : OUT STD_LOGIC;
    fpr_gm_tab_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    fpr_gm_tab_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    fpr_gm_tab_ce1 : OUT STD_LOGIC;
    fpr_gm_tab_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of solve_NTRU_FFT_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_1 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_255_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_281 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal trunc_ln32_reg_815 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln957_fu_350_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln957_reg_827 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln953_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln955_fu_354_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln33_reg_837 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln965_fu_368_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln965_reg_842 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln34_reg_847 : STD_LOGIC_VECTOR (10 downto 0);
    signal i1_2_fu_387_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal i1_2_reg_855 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln959_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_re_reg_870 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal s_im_reg_876 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln35_reg_885 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln968_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln973_2_reg_891 : STD_LOGIC_VECTOR (11 downto 0);
    signal vla1_addr_356_reg_897 : STD_LOGIC_VECTOR (11 downto 0);
    signal vla1_addr_357_reg_903 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln36_reg_908 : STD_LOGIC_VECTOR (11 downto 0);
    signal j_9_fu_584_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_9_reg_914 : STD_LOGIC_VECTOR (63 downto 0);
    signal j1_fu_594_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln959_fu_600_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal vla1_load_236_reg_929 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal vla1_load_237_reg_934 : STD_LOGIC_VECTOR (31 downto 0);
    signal vla1_addr_358_reg_939 : STD_LOGIC_VECTOR (11 downto 0);
    signal vla1_addr_359_reg_945 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_re_1_fu_626_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal y_im_1_fu_640_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_259_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal test1_reg_962 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fu_263_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal test2_reg_967 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_267_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal test1_6_reg_972 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_271_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal test2_6_reg_977 : STD_LOGIC_VECTOR (63 downto 0);
    signal vla1_addr_reg_982 : STD_LOGIC_VECTOR (11 downto 0);
    signal vla1_addr_353_reg_988 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_251_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal fpct_d_re_reg_993 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_re_fu_668_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal vla1_addr_354_reg_1005 : STD_LOGIC_VECTOR (11 downto 0);
    signal vla1_addr_355_reg_1011 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_im_fu_696_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal fpct_re_3_reg_1022 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal indvars_iv_reg_208 : STD_LOGIC_VECTOR (63 downto 0);
    signal j1_4_reg_218 : STD_LOGIC_VECTOR (63 downto 0);
    signal i1_reg_230 : STD_LOGIC_VECTOR (62 downto 0);
    signal j_02_reg_241 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal zext_ln965_fu_410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln966_fu_421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln974_fu_540_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln974_1_fu_551_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln975_fu_606_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln975_1_fu_615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln972_fu_646_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln972_1_fu_655_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln973_fu_674_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln973_1_fu_683_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_fu_86 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_9_fu_431_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_fu_90 : STD_LOGIC_VECTOR (62 downto 0);
    signal u_010_fu_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_fu_426_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln12_fu_706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln13_fu_726_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal trunc_ln32_2_fu_745_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln33_2_fu_765_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_251_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_251_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fu_255_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_255_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln949_fu_287_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal n_fu_291_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ht_fu_340_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln965_1_fu_393_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln965_fu_397_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_402_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln966_fu_415_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln972_fu_457_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln112_fu_461_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln972_fu_469_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln973_fu_484_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln113_fu_489_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln973_1_fu_497_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln974_fu_512_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln114_fu_517_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln974_1_fu_525_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln974_1_fu_530_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln974_2_fu_545_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln975_fu_556_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln115_fu_561_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln975_1_fu_569_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln953_fu_590_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln975_2_fu_610_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_87_fu_620_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_88_fu_632_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln972_1_fu_650_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_660_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln973_2_fu_678_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_688_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln12_fu_702_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln13_fu_722_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln32_fu_742_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln33_fu_761_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_251_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_255_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component solve_NTRU_dadddsub_64ns_64ns_64_3_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component solve_NTRU_dmul_64ns_64ns_64_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    dadddsub_64ns_64ns_64_3_full_dsp_1_U42 : component solve_NTRU_dadddsub_64ns_64ns_64_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_251_p0,
        din1 => grp_fu_251_p1,
        opcode => grp_fu_251_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_251_p2);

    dadddsub_64ns_64ns_64_3_full_dsp_1_U43 : component solve_NTRU_dadddsub_64ns_64ns_64_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_255_p0,
        din1 => grp_fu_255_p1,
        opcode => grp_fu_255_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_255_p2);

    dmul_64ns_64ns_64_4_max_dsp_1_U44 : component solve_NTRU_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => y_re_1_fu_626_p1,
        din1 => s_re_reg_870,
        ce => ap_const_logic_1,
        dout => grp_fu_259_p2);

    dmul_64ns_64ns_64_4_max_dsp_1_U45 : component solve_NTRU_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => y_im_1_fu_640_p1,
        din1 => s_im_reg_876,
        ce => ap_const_logic_1,
        dout => grp_fu_263_p2);

    dmul_64ns_64ns_64_4_max_dsp_1_U46 : component solve_NTRU_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => y_re_1_fu_626_p1,
        din1 => s_im_reg_876,
        ce => ap_const_logic_1,
        dout => grp_fu_267_p2);

    dmul_64ns_64ns_64_4_max_dsp_1_U47 : component solve_NTRU_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => y_im_1_fu_640_p1,
        din1 => s_re_reg_870,
        ce => ap_const_logic_1,
        dout => grp_fu_271_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i1_reg_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln953_fu_335_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i1_reg_230 <= ap_const_lv63_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln968_fu_451_p2 = ap_const_lv1_0))) then 
                i1_reg_230 <= i1_2_reg_855;
            end if; 
        end if;
    end process;

    indvars_iv_reg_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln953_fu_335_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvars_iv_reg_208 <= zext_ln955_fu_354_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln968_fu_451_p2 = ap_const_lv1_0))) then 
                indvars_iv_reg_208 <= add_ln959_fu_600_p2;
            end if; 
        end if;
    end process;

    j1_4_reg_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln953_fu_335_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j1_4_reg_218 <= ap_const_lv64_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln968_fu_451_p2 = ap_const_lv1_0))) then 
                j1_4_reg_218 <= j1_fu_594_p2;
            end if; 
        end if;
    end process;

    j_02_reg_241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                j_02_reg_241 <= j_9_reg_914;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_02_reg_241 <= j1_4_reg_218;
            end if; 
        end if;
    end process;

    m_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                m_fu_86(1) <= '1';
                m_fu_86(2) <= '0';
                m_fu_86(3) <= '0';
                m_fu_86(4) <= '0';
                m_fu_86(5) <= '0';
                m_fu_86(6) <= '0';
                m_fu_86(7) <= '0';
                m_fu_86(8) <= '0';
                m_fu_86(9) <= '0';
                m_fu_86(10) <= '0';
                m_fu_86(11) <= '0';
                m_fu_86(12) <= '0';
                m_fu_86(13) <= '0';
                m_fu_86(14) <= '0';
                m_fu_86(15) <= '0';
                m_fu_86(16) <= '0';
                m_fu_86(17) <= '0';
                m_fu_86(18) <= '0';
                m_fu_86(19) <= '0';
                m_fu_86(20) <= '0';
                m_fu_86(21) <= '0';
                m_fu_86(22) <= '0';
                m_fu_86(23) <= '0';
                m_fu_86(24) <= '0';
                m_fu_86(25) <= '0';
                m_fu_86(26) <= '0';
                m_fu_86(27) <= '0';
                m_fu_86(28) <= '0';
                m_fu_86(29) <= '0';
                m_fu_86(30) <= '0';
                m_fu_86(31) <= '0';
                m_fu_86(32) <= '0';
                m_fu_86(33) <= '0';
                m_fu_86(34) <= '0';
                m_fu_86(35) <= '0';
                m_fu_86(36) <= '0';
                m_fu_86(37) <= '0';
                m_fu_86(38) <= '0';
                m_fu_86(39) <= '0';
                m_fu_86(40) <= '0';
                m_fu_86(41) <= '0';
                m_fu_86(42) <= '0';
                m_fu_86(43) <= '0';
                m_fu_86(44) <= '0';
                m_fu_86(45) <= '0';
                m_fu_86(46) <= '0';
                m_fu_86(47) <= '0';
                m_fu_86(48) <= '0';
                m_fu_86(49) <= '0';
                m_fu_86(50) <= '0';
                m_fu_86(51) <= '0';
                m_fu_86(52) <= '0';
                m_fu_86(53) <= '0';
                m_fu_86(54) <= '0';
                m_fu_86(55) <= '0';
                m_fu_86(56) <= '0';
                m_fu_86(57) <= '0';
                m_fu_86(58) <= '0';
                m_fu_86(59) <= '0';
                m_fu_86(60) <= '0';
                m_fu_86(61) <= '0';
                m_fu_86(62) <= '0';
                m_fu_86(63) <= '0';
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln959_fu_382_p2 = ap_const_lv1_1))) then 
                                m_fu_86(63 downto 1) <= m_9_fu_431_p2(63 downto 1);
            end if; 
        end if;
    end process;

    t_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_fu_90 <= n_fu_291_p2(63 downto 1);
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln959_fu_382_p2 = ap_const_lv1_1))) then 
                t_fu_90 <= zext_ln957_reg_827;
            end if; 
        end if;
    end process;

    u_010_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                u_010_fu_94 <= ap_const_lv32_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln959_fu_382_p2 = ap_const_lv1_1))) then 
                u_010_fu_94 <= u_fu_426_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                fpct_d_re_reg_993 <= grp_fu_251_p2;
                vla1_addr_353_reg_988 <= zext_ln972_1_fu_655_p1(12 - 1 downto 0);
                vla1_addr_reg_982 <= zext_ln972_fu_646_p1(12 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                fpct_re_3_reg_1022 <= grp_fu_255_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i1_2_reg_855 <= i1_2_fu_387_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln968_fu_451_p2 = ap_const_lv1_1))) then
                j_9_reg_914 <= j_9_fu_584_p2;
                trunc_ln35_reg_885 <= add_ln972_fu_469_p2(13 downto 2);
                trunc_ln36_reg_908 <= add_ln975_1_fu_569_p2(13 downto 2);
                trunc_ln973_2_reg_891 <= add_ln973_1_fu_497_p2(13 downto 2);
                vla1_addr_356_reg_897 <= zext_ln974_fu_540_p1(12 - 1 downto 0);
                vla1_addr_357_reg_903 <= zext_ln974_1_fu_551_p1(12 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13))) then
                reg_281 <= grp_fu_255_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                s_im_reg_876 <= fpr_gm_tab_q0;
                s_re_reg_870 <= fpr_gm_tab_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                test1_6_reg_972 <= grp_fu_267_p2;
                test1_reg_962 <= grp_fu_259_p2;
                test2_6_reg_977 <= grp_fu_271_p2;
                test2_reg_967 <= grp_fu_263_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln32_reg_815 <= n_fu_291_p2(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln953_fu_335_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                trunc_ln33_reg_837 <= m_fu_86(63 downto 1);
                trunc_ln34_reg_847 <= t_fu_90(11 downto 1);
                    trunc_ln965_reg_842(9 downto 1) <= trunc_ln965_fu_368_p1(9 downto 1);
                    zext_ln957_reg_827(61 downto 0) <= zext_ln957_fu_350_p1(61 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                vla1_addr_354_reg_1005 <= zext_ln973_fu_674_p1(12 - 1 downto 0);
                vla1_addr_355_reg_1011 <= zext_ln973_1_fu_683_p1(12 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                vla1_addr_358_reg_939 <= zext_ln975_fu_606_p1(12 - 1 downto 0);
                vla1_addr_359_reg_945 <= zext_ln975_1_fu_615_p1(12 - 1 downto 0);
                vla1_load_236_reg_929 <= vla1_q1;
                vla1_load_237_reg_934 <= vla1_q0;
            end if;
        end if;
    end process;
    zext_ln957_reg_827(62) <= '0';
    trunc_ln965_reg_842(0) <= '0';
    m_fu_86(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln953_fu_335_p2, ap_CS_fsm_state3, icmp_ln959_fu_382_p2, ap_CS_fsm_state5, icmp_ln968_fu_451_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln953_fu_335_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln959_fu_382_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln968_fu_451_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln959_fu_600_p2 <= std_logic_vector(unsigned(zext_ln953_fu_590_p1) + unsigned(indvars_iv_reg_208));
    add_ln965_fu_397_p2 <= std_logic_vector(unsigned(trunc_ln965_1_fu_393_p1) + unsigned(trunc_ln965_reg_842));
    add_ln972_1_fu_650_p2 <= std_logic_vector(unsigned(trunc_ln35_reg_885) + unsigned(ap_const_lv12_1));
    add_ln972_fu_469_p2 <= std_logic_vector(unsigned(shl_ln112_fu_461_p3) + unsigned(f));
    add_ln973_1_fu_497_p2 <= std_logic_vector(unsigned(shl_ln113_fu_489_p3) + unsigned(f));
    add_ln973_2_fu_678_p2 <= std_logic_vector(unsigned(trunc_ln973_2_reg_891) + unsigned(ap_const_lv12_1));
    add_ln973_fu_484_p2 <= std_logic_vector(unsigned(trunc_ln972_fu_457_p1) + unsigned(trunc_ln32_reg_815));
    add_ln974_1_fu_525_p2 <= std_logic_vector(unsigned(shl_ln114_fu_517_p3) + unsigned(f));
    add_ln974_2_fu_545_p2 <= std_logic_vector(unsigned(trunc_ln974_1_fu_530_p4) + unsigned(ap_const_lv12_1));
    add_ln974_fu_512_p2 <= std_logic_vector(unsigned(trunc_ln972_fu_457_p1) + unsigned(trunc_ln34_reg_847));
    add_ln975_1_fu_569_p2 <= std_logic_vector(unsigned(shl_ln115_fu_561_p3) + unsigned(f));
    add_ln975_2_fu_610_p2 <= std_logic_vector(unsigned(trunc_ln36_reg_908) + unsigned(ap_const_lv12_1));
    add_ln975_fu_556_p2 <= std_logic_vector(unsigned(add_ln974_fu_512_p2) + unsigned(trunc_ln32_reg_815));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln953_fu_335_p2)
    begin
        if ((((icmp_ln953_fu_335_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln953_fu_335_p2)
    begin
        if (((icmp_ln953_fu_335_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln12_fu_702_p1 <= grp_fu_251_p2;
    bitcast_ln13_fu_722_p1 <= grp_fu_251_p2;
    bitcast_ln32_fu_742_p1 <= fpct_re_3_reg_1022;
    bitcast_ln33_fu_761_p1 <= reg_281;
    fpr_gm_tab_address0 <= zext_ln966_fu_421_p1(11 - 1 downto 0);
    fpr_gm_tab_address1 <= zext_ln965_fu_410_p1(11 - 1 downto 0);

    fpr_gm_tab_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fpr_gm_tab_ce0 <= ap_const_logic_1;
        else 
            fpr_gm_tab_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fpr_gm_tab_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fpr_gm_tab_ce1 <= ap_const_logic_1;
        else 
            fpr_gm_tab_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_251_opcode_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_251_opcode <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            grp_fu_251_opcode <= ap_const_lv2_0;
        else 
            grp_fu_251_opcode <= "XX";
        end if; 
    end process;


    grp_fu_251_p0_assign_proc : process(test1_reg_962, x_re_fu_668_p1, ap_CS_fsm_state14, x_im_fu_696_p1, ap_CS_fsm_state15, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_251_p0 <= x_im_fu_696_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_251_p0 <= x_re_fu_668_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_251_p0 <= test1_reg_962;
        else 
            grp_fu_251_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_251_p1_assign_proc : process(reg_281, test2_reg_967, fpct_d_re_reg_993, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_251_p1 <= reg_281;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_251_p1 <= fpct_d_re_reg_993;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_251_p1 <= test2_reg_967;
        else 
            grp_fu_251_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_255_opcode_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            grp_fu_255_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_255_opcode <= ap_const_lv2_0;
        else 
            grp_fu_255_opcode <= "XX";
        end if; 
    end process;


    grp_fu_255_p0_assign_proc : process(test1_6_reg_972, x_re_fu_668_p1, ap_CS_fsm_state14, x_im_fu_696_p1, ap_CS_fsm_state15, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_255_p0 <= x_im_fu_696_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_255_p0 <= x_re_fu_668_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_255_p0 <= test1_6_reg_972;
        else 
            grp_fu_255_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_255_p1_assign_proc : process(reg_281, test2_6_reg_977, fpct_d_re_reg_993, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_255_p1 <= reg_281;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_255_p1 <= fpct_d_re_reg_993;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_255_p1 <= test2_6_reg_977;
        else 
            grp_fu_255_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ht_fu_340_p4 <= t_fu_90(62 downto 1);
    i1_2_fu_387_p2 <= std_logic_vector(unsigned(i1_reg_230) + unsigned(ap_const_lv63_1));
    icmp_ln953_fu_335_p2 <= "1" when (unsigned(u_010_fu_94) < unsigned(logn)) else "0";
    icmp_ln959_fu_382_p2 <= "1" when (i1_reg_230 = trunc_ln33_reg_837) else "0";
    icmp_ln968_fu_451_p2 <= "1" when (unsigned(j_02_reg_241) < unsigned(indvars_iv_reg_208)) else "0";
    j1_fu_594_p2 <= std_logic_vector(unsigned(zext_ln953_fu_590_p1) + unsigned(j1_4_reg_218));
    j_9_fu_584_p2 <= std_logic_vector(unsigned(j_02_reg_241) + unsigned(ap_const_lv64_1));
    m_9_fu_431_p2 <= std_logic_vector(shift_left(unsigned(m_fu_86),to_integer(unsigned('0' & ap_const_lv64_1(31-1 downto 0)))));
    n_fu_291_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_1),to_integer(unsigned('0' & zext_ln949_fu_287_p1(31-1 downto 0)))));
    or_ln966_fu_415_p2 <= (shl_ln_fu_402_p3 or ap_const_lv11_1);
    shl_ln112_fu_461_p3 <= (trunc_ln972_fu_457_p1 & ap_const_lv3_0);
    shl_ln113_fu_489_p3 <= (add_ln973_fu_484_p2 & ap_const_lv3_0);
    shl_ln114_fu_517_p3 <= (add_ln974_fu_512_p2 & ap_const_lv3_0);
    shl_ln115_fu_561_p3 <= (add_ln975_fu_556_p2 & ap_const_lv3_0);
    shl_ln_fu_402_p3 <= (add_ln965_fu_397_p2 & ap_const_lv1_0);
    tmp_87_fu_620_p3 <= (vla1_load_237_reg_934 & vla1_load_236_reg_929);
    tmp_88_fu_632_p3 <= (vla1_q0 & vla1_q1);
    tmp_fu_660_p3 <= (vla1_q0 & vla1_q1);
    tmp_s_fu_688_p3 <= (vla1_q0 & vla1_q1);
    trunc_ln12_fu_706_p1 <= bitcast_ln12_fu_702_p1(32 - 1 downto 0);
    trunc_ln13_fu_726_p1 <= bitcast_ln13_fu_722_p1(32 - 1 downto 0);
    trunc_ln32_2_fu_745_p1 <= bitcast_ln32_fu_742_p1(32 - 1 downto 0);
    trunc_ln33_2_fu_765_p1 <= bitcast_ln33_fu_761_p1(32 - 1 downto 0);
    trunc_ln965_1_fu_393_p1 <= i1_reg_230(10 - 1 downto 0);
    trunc_ln965_fu_368_p1 <= m_fu_86(10 - 1 downto 0);
    trunc_ln972_fu_457_p1 <= j_02_reg_241(11 - 1 downto 0);
    trunc_ln974_1_fu_530_p4 <= add_ln974_1_fu_525_p2(13 downto 2);
    u_fu_426_p2 <= std_logic_vector(unsigned(u_010_fu_94) + unsigned(ap_const_lv32_1));

    vla1_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state5, vla1_addr_357_reg_903, ap_CS_fsm_state6, vla1_addr_359_reg_945, vla1_addr_353_reg_988, ap_CS_fsm_state14, vla1_addr_355_reg_1011, ap_CS_fsm_state16, ap_CS_fsm_state19, zext_ln974_1_fu_551_p1, zext_ln975_1_fu_615_p1, zext_ln972_1_fu_655_p1, zext_ln973_1_fu_683_p1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            vla1_address0 <= vla1_addr_359_reg_945;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            vla1_address0 <= vla1_addr_357_reg_903;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            vla1_address0 <= vla1_addr_355_reg_1011;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            vla1_address0 <= vla1_addr_353_reg_988;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            vla1_address0 <= zext_ln973_1_fu_683_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            vla1_address0 <= zext_ln972_1_fu_655_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            vla1_address0 <= zext_ln975_1_fu_615_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            vla1_address0 <= zext_ln974_1_fu_551_p1(12 - 1 downto 0);
        else 
            vla1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    vla1_address1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state5, vla1_addr_356_reg_897, ap_CS_fsm_state6, vla1_addr_358_reg_939, vla1_addr_reg_982, ap_CS_fsm_state14, vla1_addr_354_reg_1005, ap_CS_fsm_state16, ap_CS_fsm_state19, zext_ln974_fu_540_p1, zext_ln975_fu_606_p1, zext_ln972_fu_646_p1, zext_ln973_fu_674_p1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            vla1_address1 <= vla1_addr_358_reg_939;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            vla1_address1 <= vla1_addr_356_reg_897;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            vla1_address1 <= vla1_addr_354_reg_1005;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            vla1_address1 <= vla1_addr_reg_982;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            vla1_address1 <= zext_ln973_fu_674_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            vla1_address1 <= zext_ln972_fu_646_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            vla1_address1 <= zext_ln975_fu_606_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            vla1_address1 <= zext_ln974_fu_540_p1(12 - 1 downto 0);
        else 
            vla1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    vla1_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            vla1_ce0 <= ap_const_logic_1;
        else 
            vla1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    vla1_ce1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            vla1_ce1 <= ap_const_logic_1;
        else 
            vla1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    vla1_d0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state18, bitcast_ln12_fu_702_p1, bitcast_ln13_fu_722_p1, bitcast_ln32_fu_742_p1, bitcast_ln33_fu_761_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            vla1_d0 <= bitcast_ln33_fu_761_p1(63 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            vla1_d0 <= bitcast_ln32_fu_742_p1(63 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            vla1_d0 <= bitcast_ln13_fu_722_p1(63 downto 32);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            vla1_d0 <= bitcast_ln12_fu_702_p1(63 downto 32);
        else 
            vla1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    vla1_d1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state16, ap_CS_fsm_state19, trunc_ln12_fu_706_p1, trunc_ln13_fu_726_p1, ap_CS_fsm_state18, trunc_ln32_2_fu_745_p1, trunc_ln33_2_fu_765_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            vla1_d1 <= trunc_ln33_2_fu_765_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            vla1_d1 <= trunc_ln32_2_fu_745_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            vla1_d1 <= trunc_ln13_fu_726_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            vla1_d1 <= trunc_ln12_fu_706_p1;
        else 
            vla1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    vla1_we0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            vla1_we0 <= ap_const_lv4_F;
        else 
            vla1_we0 <= ap_const_lv4_0;
        end if; 
    end process;


    vla1_we1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            vla1_we1 <= ap_const_lv4_F;
        else 
            vla1_we1 <= ap_const_lv4_0;
        end if; 
    end process;

    x_im_fu_696_p1 <= tmp_s_fu_688_p3;
    x_re_fu_668_p1 <= tmp_fu_660_p3;
    y_im_1_fu_640_p1 <= tmp_88_fu_632_p3;
    y_re_1_fu_626_p1 <= tmp_87_fu_620_p3;
    zext_ln949_fu_287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(logn),64));
    zext_ln953_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_fu_90),64));
    zext_ln955_fu_354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ht_fu_340_p4),64));
    zext_ln957_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ht_fu_340_p4),63));
    zext_ln965_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_402_p3),64));
    zext_ln966_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln966_fu_415_p2),64));
    zext_ln972_1_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln972_1_fu_650_p2),64));
    zext_ln972_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln35_reg_885),64));
    zext_ln973_1_fu_683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln973_2_fu_678_p2),64));
    zext_ln973_fu_674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln973_2_reg_891),64));
    zext_ln974_1_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln974_2_fu_545_p2),64));
    zext_ln974_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln974_1_fu_530_p4),64));
    zext_ln975_1_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln975_2_fu_610_p2),64));
    zext_ln975_fu_606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln36_reg_908),64));
end behav;
