{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 08 11:05:27 2011 " "Info: Processing started: Fri Jul 08 11:05:27 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Controle -c Controle --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Controle -c Controle --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_1HZ " "Info: Detected ripple clock \"CLK_1HZ\" as buffer" {  } { { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_1HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:div\|cout " "Info: Detected ripple clock \"divisor:div\|cout\" as buffer" {  } { { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:div\|cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register divisor:div\|CLK_COUNT_400HZ\[10\] register divisor:div\|CLK_COUNT_400HZ\[19\] 279.88 MHz 3.573 ns Internal " "Info: Clock \"clk\" has Internal fmax of 279.88 MHz between source register \"divisor:div\|CLK_COUNT_400HZ\[10\]\" and destination register \"divisor:div\|CLK_COUNT_400HZ\[19\]\" (period= 3.573 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.359 ns + Longest register register " "Info: + Longest register to register delay is 3.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divisor:div\|CLK_COUNT_400HZ\[10\] 1 REG LCFF_X2_Y16_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y16_N1; Fanout = 3; REG Node = 'divisor:div\|CLK_COUNT_400HZ\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divisor:div|CLK_COUNT_400HZ[10] } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.438 ns) 1.422 ns divisor:div\|LessThan0~1 2 COMB LCCOMB_X1_Y17_N22 1 " "Info: 2: + IC(0.984 ns) + CELL(0.438 ns) = 1.422 ns; Loc. = LCCOMB_X1_Y17_N22; Fanout = 1; COMB Node = 'divisor:div\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { divisor:div|CLK_COUNT_400HZ[10] divisor:div|LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 1.818 ns divisor:div\|LessThan0~4 3 COMB LCCOMB_X1_Y17_N26 2 " "Info: 3: + IC(0.247 ns) + CELL(0.149 ns) = 1.818 ns; Loc. = LCCOMB_X1_Y17_N26; Fanout = 2; COMB Node = 'divisor:div\|LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { divisor:div|LessThan0~1 divisor:div|LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.215 ns divisor:div\|CLK_COUNT_400HZ\[19\]~50 4 COMB LCCOMB_X1_Y17_N16 20 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 2.215 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 20; COMB Node = 'divisor:div\|CLK_COUNT_400HZ\[19\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { divisor:div|LessThan0~4 divisor:div|CLK_COUNT_400HZ[19]~50 } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.510 ns) 3.359 ns divisor:div\|CLK_COUNT_400HZ\[19\] 5 REG LCFF_X2_Y16_N19 2 " "Info: 5: + IC(0.634 ns) + CELL(0.510 ns) = 3.359 ns; Loc. = LCFF_X2_Y16_N19; Fanout = 2; REG Node = 'divisor:div\|CLK_COUNT_400HZ\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { divisor:div|CLK_COUNT_400HZ[19]~50 divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 37.12 % ) " "Info: Total cell delay = 1.247 ns ( 37.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 62.88 % ) " "Info: Total interconnect delay = 2.112 ns ( 62.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.359 ns" { divisor:div|CLK_COUNT_400HZ[10] divisor:div|LessThan0~1 divisor:div|LessThan0~4 divisor:div|CLK_COUNT_400HZ[19]~50 divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.359 ns" { divisor:div|CLK_COUNT_400HZ[10] {} divisor:div|LessThan0~1 {} divisor:div|LessThan0~4 {} divisor:div|CLK_COUNT_400HZ[19]~50 {} divisor:div|CLK_COUNT_400HZ[19] {} } { 0.000ns 0.984ns 0.247ns 0.247ns 0.634ns } { 0.000ns 0.438ns 0.149ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 21 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns divisor:div\|CLK_COUNT_400HZ\[19\] 3 REG LCFF_X2_Y16_N19 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X2_Y16_N19; Fanout = 2; REG Node = 'divisor:div\|CLK_COUNT_400HZ\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk~clkctrl divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} divisor:div|CLK_COUNT_400HZ[19] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.677 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 21 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns divisor:div\|CLK_COUNT_400HZ\[10\] 3 REG LCFF_X2_Y16_N1 3 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X2_Y16_N1; Fanout = 3; REG Node = 'divisor:div\|CLK_COUNT_400HZ\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk~clkctrl divisor:div|CLK_COUNT_400HZ[10] } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl divisor:div|CLK_COUNT_400HZ[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} divisor:div|CLK_COUNT_400HZ[10] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} divisor:div|CLK_COUNT_400HZ[19] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl divisor:div|CLK_COUNT_400HZ[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} divisor:div|CLK_COUNT_400HZ[10] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.359 ns" { divisor:div|CLK_COUNT_400HZ[10] divisor:div|LessThan0~1 divisor:div|LessThan0~4 divisor:div|CLK_COUNT_400HZ[19]~50 divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.359 ns" { divisor:div|CLK_COUNT_400HZ[10] {} divisor:div|LessThan0~1 {} divisor:div|LessThan0~4 {} divisor:div|CLK_COUNT_400HZ[19]~50 {} divisor:div|CLK_COUNT_400HZ[19] {} } { 0.000ns 0.984ns 0.247ns 0.247ns 0.634ns } { 0.000ns 0.438ns 0.149ns 0.150ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} divisor:div|CLK_COUNT_400HZ[19] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl divisor:div|CLK_COUNT_400HZ[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} divisor:div|CLK_COUNT_400HZ[10] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "divisor:div\|CLK_COUNT_400HZ\[19\] reset clk 5.849 ns register " "Info: tsu for register \"divisor:div\|CLK_COUNT_400HZ\[19\]\" (data pin = \"reset\", clock pin = \"clk\") is 5.849 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.562 ns + Longest pin register " "Info: + Longest pin to register delay is 8.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_P23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.138 ns) + CELL(0.438 ns) 7.418 ns divisor:div\|CLK_COUNT_400HZ\[19\]~50 2 COMB LCCOMB_X1_Y17_N16 20 " "Info: 2: + IC(6.138 ns) + CELL(0.438 ns) = 7.418 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 20; COMB Node = 'divisor:div\|CLK_COUNT_400HZ\[19\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.576 ns" { reset divisor:div|CLK_COUNT_400HZ[19]~50 } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.510 ns) 8.562 ns divisor:div\|CLK_COUNT_400HZ\[19\] 3 REG LCFF_X2_Y16_N19 2 " "Info: 3: + IC(0.634 ns) + CELL(0.510 ns) = 8.562 ns; Loc. = LCFF_X2_Y16_N19; Fanout = 2; REG Node = 'divisor:div\|CLK_COUNT_400HZ\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { divisor:div|CLK_COUNT_400HZ[19]~50 divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 20.91 % ) " "Info: Total cell delay = 1.790 ns ( 20.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.772 ns ( 79.09 % ) " "Info: Total interconnect delay = 6.772 ns ( 79.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.562 ns" { reset divisor:div|CLK_COUNT_400HZ[19]~50 divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.562 ns" { reset {} reset~combout {} divisor:div|CLK_COUNT_400HZ[19]~50 {} divisor:div|CLK_COUNT_400HZ[19] {} } { 0.000ns 0.000ns 6.138ns 0.634ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 21 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns divisor:div\|CLK_COUNT_400HZ\[19\] 3 REG LCFF_X2_Y16_N19 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X2_Y16_N19; Fanout = 2; REG Node = 'divisor:div\|CLK_COUNT_400HZ\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk~clkctrl divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} divisor:div|CLK_COUNT_400HZ[19] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.562 ns" { reset divisor:div|CLK_COUNT_400HZ[19]~50 divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.562 ns" { reset {} reset~combout {} divisor:div|CLK_COUNT_400HZ[19]~50 {} divisor:div|CLK_COUNT_400HZ[19] {} } { 0.000ns 0.000ns 6.138ns 0.634ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk clk~clkctrl divisor:div|CLK_COUNT_400HZ[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk {} clk~combout {} clk~clkctrl {} divisor:div|CLK_COUNT_400HZ[19] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ld0 ld0~reg0 9.955 ns register " "Info: tco from clock \"clk\" to destination pin \"ld0\" through register \"ld0~reg0\" is 9.955 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.166 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.787 ns) 2.703 ns divisor:div\|cout 2 REG LCFF_X1_Y17_N1 2 " "Info: 2: + IC(0.917 ns) + CELL(0.787 ns) = 2.703 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 2; REG Node = 'divisor:div\|cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { clk divisor:div|cout } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 3.963 ns CLK_1HZ 3 REG LCFF_X1_Y18_N29 2 " "Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 3.963 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'CLK_1HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { divisor:div|cout CLK_1HZ } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 4.589 ns CLK_1HZ~clkctrl 4 COMB CLKCTRL_G3 6 " "Info: 4: + IC(0.626 ns) + CELL(0.000 ns) = 4.589 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'CLK_1HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { CLK_1HZ CLK_1HZ~clkctrl } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.166 ns ld0~reg0 5 REG LCFF_X64_Y4_N25 1 " "Info: 5: + IC(1.040 ns) + CELL(0.537 ns) = 6.166 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 1; REG Node = 'ld0~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLK_1HZ~clkctrl ld0~reg0 } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 50.44 % ) " "Info: Total cell delay = 3.110 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.056 ns ( 49.56 % ) " "Info: Total interconnect delay = 3.056 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.166 ns" { clk divisor:div|cout CLK_1HZ CLK_1HZ~clkctrl ld0~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.166 ns" { clk {} clk~combout {} divisor:div|cout {} CLK_1HZ {} CLK_1HZ~clkctrl {} ld0~reg0 {} } { 0.000ns 0.000ns 0.917ns 0.473ns 0.626ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 48 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.539 ns + Longest register pin " "Info: + Longest register to pin delay is 3.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ld0~reg0 1 REG LCFF_X64_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 1; REG Node = 'ld0~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld0~reg0 } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(2.818 ns) 3.539 ns ld0 2 PIN PIN_AE23 0 " "Info: 2: + IC(0.721 ns) + CELL(2.818 ns) = 3.539 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'ld0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.539 ns" { ld0~reg0 ld0 } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 79.63 % ) " "Info: Total cell delay = 2.818 ns ( 79.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.721 ns ( 20.37 % ) " "Info: Total interconnect delay = 0.721 ns ( 20.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.539 ns" { ld0~reg0 ld0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.539 ns" { ld0~reg0 {} ld0 {} } { 0.000ns 0.721ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.166 ns" { clk divisor:div|cout CLK_1HZ CLK_1HZ~clkctrl ld0~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.166 ns" { clk {} clk~combout {} divisor:div|cout {} CLK_1HZ {} CLK_1HZ~clkctrl {} ld0~reg0 {} } { 0.000ns 0.000ns 0.917ns 0.473ns 0.626ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.539 ns" { ld0~reg0 ld0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.539 ns" { ld0~reg0 {} ld0 {} } { 0.000ns 0.721ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ld0~reg0 reset_estados clk 3.215 ns register " "Info: th for register \"ld0~reg0\" (data pin = \"reset_estados\", clock pin = \"clk\") is 3.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.166 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.787 ns) 2.703 ns divisor:div\|cout 2 REG LCFF_X1_Y17_N1 2 " "Info: 2: + IC(0.917 ns) + CELL(0.787 ns) = 2.703 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 2; REG Node = 'divisor:div\|cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { clk divisor:div|cout } "NODE_NAME" } } { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/divisor.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 3.963 ns CLK_1HZ 3 REG LCFF_X1_Y18_N29 2 " "Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 3.963 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'CLK_1HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { divisor:div|cout CLK_1HZ } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 4.589 ns CLK_1HZ~clkctrl 4 COMB CLKCTRL_G3 6 " "Info: 4: + IC(0.626 ns) + CELL(0.000 ns) = 4.589 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'CLK_1HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { CLK_1HZ CLK_1HZ~clkctrl } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.166 ns ld0~reg0 5 REG LCFF_X64_Y4_N25 1 " "Info: 5: + IC(1.040 ns) + CELL(0.537 ns) = 6.166 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 1; REG Node = 'ld0~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLK_1HZ~clkctrl ld0~reg0 } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 50.44 % ) " "Info: Total cell delay = 3.110 ns ( 50.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.056 ns ( 49.56 % ) " "Info: Total interconnect delay = 3.056 ns ( 49.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.166 ns" { clk divisor:div|cout CLK_1HZ CLK_1HZ~clkctrl ld0~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.166 ns" { clk {} clk~combout {} divisor:div|cout {} CLK_1HZ {} CLK_1HZ~clkctrl {} ld0~reg0 {} } { 0.000ns 0.000ns 0.917ns 0.473ns 0.626ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 48 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.217 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset_estados 1 PIN PIN_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 4; PIN Node = 'reset_estados'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_estados } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.660 ns) 3.217 ns ld0~reg0 2 REG LCFF_X64_Y4_N25 1 " "Info: 2: + IC(1.558 ns) + CELL(0.660 ns) = 3.217 ns; Loc. = LCFF_X64_Y4_N25; Fanout = 1; REG Node = 'ld0~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.218 ns" { reset_estados ld0~reg0 } "NODE_NAME" } } { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_teste_mq/Controle.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 51.57 % ) " "Info: Total cell delay = 1.659 ns ( 51.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.558 ns ( 48.43 % ) " "Info: Total interconnect delay = 1.558 ns ( 48.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { reset_estados ld0~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.217 ns" { reset_estados {} reset_estados~combout {} ld0~reg0 {} } { 0.000ns 0.000ns 1.558ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.166 ns" { clk divisor:div|cout CLK_1HZ CLK_1HZ~clkctrl ld0~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.166 ns" { clk {} clk~combout {} divisor:div|cout {} CLK_1HZ {} CLK_1HZ~clkctrl {} ld0~reg0 {} } { 0.000ns 0.000ns 0.917ns 0.473ns 0.626ns 1.040ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { reset_estados ld0~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.217 ns" { reset_estados {} reset_estados~combout {} ld0~reg0 {} } { 0.000ns 0.000ns 1.558ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 08 11:05:28 2011 " "Info: Processing ended: Fri Jul 08 11:05:28 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
