{
  "module_name": "dcn30_dwb.h",
  "hash_id": "354abec21ceefd28129a908580a509f9e516a13cf560c4d1ecf43143e04753d1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_dwb.h",
  "human_readable_source": " \n#ifndef __DC_DWBC_DCN30_H__\n#define __DC_DWBC_DCN30_H__\n\n#define TO_DCN30_DWBC(dwbc_base) \\\n\tcontainer_of(dwbc_base, struct dcn30_dwbc, base)\n\n#define DWBC_COMMON_REG_LIST_DCN30(inst) \\\n\tSR(DWB_ENABLE_CLK_CTRL),\\\n\tSR(DWB_MEM_PWR_CTRL),\\\n\tSR(FC_MODE_CTRL),\\\n\tSR(FC_FLOW_CTRL),\\\n\tSR(FC_WINDOW_START),\\\n\tSR(FC_WINDOW_SIZE),\\\n\tSR(FC_SOURCE_SIZE),\\\n\tSR(DWB_UPDATE_CTRL),\\\n\tSR(DWB_CRC_CTRL),\\\n\tSR(DWB_CRC_MASK_R_G),\\\n\tSR(DWB_CRC_MASK_B_A),\\\n\tSR(DWB_CRC_VAL_R_G),\\\n\tSR(DWB_CRC_VAL_B_A),\\\n\tSR(DWB_OUT_CTRL),\\\n\tSR(DWB_MMHUBBUB_BACKPRESSURE_CNT_EN),\\\n\tSR(DWB_MMHUBBUB_BACKPRESSURE_CNT),\\\n\tSR(DWB_HOST_READ_CONTROL),\\\n\tSR(DWB_SOFT_RESET),\\\n\tSR(DWB_HDR_MULT_COEF),\\\n\tSR(DWB_GAMUT_REMAP_MODE),\\\n\tSR(DWB_GAMUT_REMAP_COEF_FORMAT),\\\n\tSR(DWB_GAMUT_REMAPA_C11_C12),\\\n\tSR(DWB_GAMUT_REMAPA_C13_C14),\\\n\tSR(DWB_GAMUT_REMAPA_C21_C22),\\\n\tSR(DWB_GAMUT_REMAPA_C23_C24),\\\n\tSR(DWB_GAMUT_REMAPA_C31_C32),\\\n\tSR(DWB_GAMUT_REMAPA_C33_C34),\\\n\tSR(DWB_GAMUT_REMAPB_C11_C12),\\\n\tSR(DWB_GAMUT_REMAPB_C13_C14),\\\n\tSR(DWB_GAMUT_REMAPB_C21_C22),\\\n\tSR(DWB_GAMUT_REMAPB_C23_C24),\\\n\tSR(DWB_GAMUT_REMAPB_C31_C32),\\\n\tSR(DWB_GAMUT_REMAPB_C33_C34),\\\n\tSR(DWB_OGAM_CONTROL),\\\n\tSR(DWB_OGAM_LUT_INDEX),\\\n\tSR(DWB_OGAM_LUT_DATA),\\\n\tSR(DWB_OGAM_LUT_CONTROL),\\\n\tSR(DWB_OGAM_RAMA_START_CNTL_B),\\\n\tSR(DWB_OGAM_RAMA_START_CNTL_G),\\\n\tSR(DWB_OGAM_RAMA_START_CNTL_R),\\\n\tSR(DWB_OGAM_RAMA_START_BASE_CNTL_B),\\\n\tSR(DWB_OGAM_RAMA_START_SLOPE_CNTL_B),\\\n\tSR(DWB_OGAM_RAMA_START_BASE_CNTL_G),\\\n\tSR(DWB_OGAM_RAMA_START_SLOPE_CNTL_G),\\\n\tSR(DWB_OGAM_RAMA_START_BASE_CNTL_R),\\\n\tSR(DWB_OGAM_RAMA_START_SLOPE_CNTL_R),\\\n\tSR(DWB_OGAM_RAMA_END_CNTL1_B),\\\n\tSR(DWB_OGAM_RAMA_END_CNTL2_B),\\\n\tSR(DWB_OGAM_RAMA_END_CNTL1_G),\\\n\tSR(DWB_OGAM_RAMA_END_CNTL2_G),\\\n\tSR(DWB_OGAM_RAMA_END_CNTL1_R),\\\n\tSR(DWB_OGAM_RAMA_END_CNTL2_R),\\\n\tSR(DWB_OGAM_RAMA_OFFSET_B),\\\n\tSR(DWB_OGAM_RAMA_OFFSET_G),\\\n\tSR(DWB_OGAM_RAMA_OFFSET_R),\\\n\tSR(DWB_OGAM_RAMA_REGION_0_1),\\\n\tSR(DWB_OGAM_RAMA_REGION_2_3),\\\n\tSR(DWB_OGAM_RAMA_REGION_4_5),\\\n\tSR(DWB_OGAM_RAMA_REGION_6_7),\\\n\tSR(DWB_OGAM_RAMA_REGION_8_9),\\\n\tSR(DWB_OGAM_RAMA_REGION_10_11),\\\n\tSR(DWB_OGAM_RAMA_REGION_12_13),\\\n\tSR(DWB_OGAM_RAMA_REGION_14_15),\\\n\tSR(DWB_OGAM_RAMA_REGION_16_17),\\\n\tSR(DWB_OGAM_RAMA_REGION_18_19),\\\n\tSR(DWB_OGAM_RAMA_REGION_20_21),\\\n\tSR(DWB_OGAM_RAMA_REGION_22_23),\\\n\tSR(DWB_OGAM_RAMA_REGION_24_25),\\\n\tSR(DWB_OGAM_RAMA_REGION_26_27),\\\n\tSR(DWB_OGAM_RAMA_REGION_28_29),\\\n\tSR(DWB_OGAM_RAMA_REGION_30_31),\\\n\tSR(DWB_OGAM_RAMA_REGION_32_33),\\\n\tSR(DWB_OGAM_RAMB_START_CNTL_B),\\\n\tSR(DWB_OGAM_RAMB_START_CNTL_G),\\\n\tSR(DWB_OGAM_RAMB_START_CNTL_R),\\\n\tSR(DWB_OGAM_RAMB_START_BASE_CNTL_B),\\\n\tSR(DWB_OGAM_RAMB_START_SLOPE_CNTL_B),\\\n\tSR(DWB_OGAM_RAMB_START_BASE_CNTL_G),\\\n\tSR(DWB_OGAM_RAMB_START_SLOPE_CNTL_G),\\\n\tSR(DWB_OGAM_RAMB_START_BASE_CNTL_R),\\\n\tSR(DWB_OGAM_RAMB_START_SLOPE_CNTL_R),\\\n\tSR(DWB_OGAM_RAMB_END_CNTL1_B),\\\n\tSR(DWB_OGAM_RAMB_END_CNTL2_B),\\\n\tSR(DWB_OGAM_RAMB_END_CNTL1_G),\\\n\tSR(DWB_OGAM_RAMB_END_CNTL2_G),\\\n\tSR(DWB_OGAM_RAMB_END_CNTL1_R),\\\n\tSR(DWB_OGAM_RAMB_END_CNTL2_R),\\\n\tSR(DWB_OGAM_RAMB_OFFSET_B),\\\n\tSR(DWB_OGAM_RAMB_OFFSET_G),\\\n\tSR(DWB_OGAM_RAMB_OFFSET_R),\\\n\tSR(DWB_OGAM_RAMB_REGION_0_1),\\\n\tSR(DWB_OGAM_RAMB_REGION_2_3),\\\n\tSR(DWB_OGAM_RAMB_REGION_4_5),\\\n\tSR(DWB_OGAM_RAMB_REGION_6_7),\\\n\tSR(DWB_OGAM_RAMB_REGION_8_9),\\\n\tSR(DWB_OGAM_RAMB_REGION_10_11),\\\n\tSR(DWB_OGAM_RAMB_REGION_12_13),\\\n\tSR(DWB_OGAM_RAMB_REGION_14_15),\\\n\tSR(DWB_OGAM_RAMB_REGION_16_17),\\\n\tSR(DWB_OGAM_RAMB_REGION_18_19),\\\n\tSR(DWB_OGAM_RAMB_REGION_20_21),\\\n\tSR(DWB_OGAM_RAMB_REGION_22_23),\\\n\tSR(DWB_OGAM_RAMB_REGION_24_25),\\\n\tSR(DWB_OGAM_RAMB_REGION_26_27),\\\n\tSR(DWB_OGAM_RAMB_REGION_28_29),\\\n\tSR(DWB_OGAM_RAMB_REGION_30_31),\\\n\tSR(DWB_OGAM_RAMB_REGION_32_33)\n\n\n#define DWBC_COMMON_MASK_SH_LIST_DCN30(mask_sh) \\\n\tSF_DWB2(DWB_ENABLE_CLK_CTRL, DWB_TOP, 0, DWB_ENABLE, mask_sh),\\\n\tSF_DWB2(DWB_ENABLE_CLK_CTRL, DWB_TOP, 0, DISPCLK_R_DWB_GATE_DIS, mask_sh),\\\n\tSF_DWB2(DWB_ENABLE_CLK_CTRL, DWB_TOP, 0, DISPCLK_G_DWB_GATE_DIS, mask_sh),\\\n\tSF_DWB2(DWB_ENABLE_CLK_CTRL, DWB_TOP, 0, DWB_TEST_CLK_SEL, mask_sh),\\\n\tSF_DWB2(DWB_MEM_PWR_CTRL, DWB_TOP, 0, DWB_OGAM_LUT_MEM_PWR_FORCE, mask_sh),\\\n\tSF_DWB2(DWB_MEM_PWR_CTRL, DWB_TOP, 0, DWB_OGAM_LUT_MEM_PWR_DIS, mask_sh),\\\n\tSF_DWB2(DWB_MEM_PWR_CTRL, DWB_TOP, 0, DWB_OGAM_LUT_MEM_PWR_STATE, mask_sh),\\\n\tSF_DWB2(FC_MODE_CTRL, DWB_TOP, 0, FC_FRAME_CAPTURE_EN, mask_sh),\\\n\tSF_DWB2(FC_MODE_CTRL, DWB_TOP, 0, FC_FRAME_CAPTURE_RATE, mask_sh),\\\n\tSF_DWB2(FC_MODE_CTRL, DWB_TOP, 0, FC_WINDOW_CROP_EN, mask_sh),\\\n\tSF_DWB2(FC_MODE_CTRL, DWB_TOP, 0, FC_EYE_SELECTION, mask_sh),\\\n\tSF_DWB2(FC_MODE_CTRL, DWB_TOP, 0, FC_STEREO_EYE_POLARITY, mask_sh),\\\n\tSF_DWB2(FC_MODE_CTRL, DWB_TOP, 0, FC_NEW_CONTENT, mask_sh),\\\n\tSF_DWB2(FC_MODE_CTRL, DWB_TOP, 0, FC_FRAME_CAPTURE_EN_CURRENT, mask_sh),\\\n\tSF_DWB2(FC_FLOW_CTRL, DWB_TOP, 0, FC_FIRST_PIXEL_DELAY_COUNT, mask_sh),\\\n\tSF_DWB2(FC_WINDOW_START, DWB_TOP, 0, FC_WINDOW_START_X, mask_sh),\\\n\tSF_DWB2(FC_WINDOW_START, DWB_TOP, 0, FC_WINDOW_START_Y, mask_sh),\\\n\tSF_DWB2(FC_WINDOW_SIZE, DWB_TOP, 0, FC_WINDOW_WIDTH, mask_sh),\\\n\tSF_DWB2(FC_WINDOW_SIZE, DWB_TOP, 0, FC_WINDOW_HEIGHT, mask_sh),\\\n\tSF_DWB2(FC_SOURCE_SIZE, DWB_TOP, 0, FC_SOURCE_WIDTH, mask_sh),\\\n\tSF_DWB2(FC_SOURCE_SIZE, DWB_TOP, 0, FC_SOURCE_HEIGHT, mask_sh),\\\n\tSF_DWB2(DWB_UPDATE_CTRL, DWB_TOP, 0, DWB_UPDATE_LOCK, mask_sh),\\\n\tSF_DWB2(DWB_UPDATE_CTRL, DWB_TOP, 0, DWB_UPDATE_PENDING, mask_sh),\\\n\tSF_DWB2(DWB_CRC_CTRL, DWB_TOP, 0, DWB_CRC_EN, mask_sh),\\\n\tSF_DWB2(DWB_CRC_CTRL, DWB_TOP, 0, DWB_CRC_CONT_EN, mask_sh),\\\n\tSF_DWB2(DWB_CRC_CTRL, DWB_TOP, 0, DWB_CRC_SRC_SEL, mask_sh),\\\n\tSF_DWB2(DWB_CRC_MASK_R_G, DWB_TOP, 0, DWB_CRC_RED_MASK, mask_sh),\\\n\tSF_DWB2(DWB_CRC_MASK_R_G, DWB_TOP, 0, DWB_CRC_GREEN_MASK, mask_sh),\\\n\tSF_DWB2(DWB_CRC_MASK_B_A, DWB_TOP, 0, DWB_CRC_BLUE_MASK, mask_sh),\\\n\tSF_DWB2(DWB_CRC_MASK_B_A, DWB_TOP, 0, DWB_CRC_A_MASK, mask_sh),\\\n\tSF_DWB2(DWB_CRC_VAL_R_G, DWB_TOP, 0, DWB_CRC_SIG_RED, mask_sh),\\\n\tSF_DWB2(DWB_CRC_VAL_R_G, DWB_TOP, 0, DWB_CRC_SIG_GREEN, mask_sh),\\\n\tSF_DWB2(DWB_CRC_VAL_B_A, DWB_TOP, 0, DWB_CRC_SIG_BLUE, mask_sh),\\\n\tSF_DWB2(DWB_CRC_VAL_B_A, DWB_TOP, 0, DWB_CRC_SIG_A, mask_sh),\\\n\tSF_DWB2(DWB_OUT_CTRL, DWB_TOP, 0, OUT_FORMAT, mask_sh),\\\n\tSF_DWB2(DWB_OUT_CTRL, DWB_TOP, 0, OUT_DENORM, mask_sh),\\\n\tSF_DWB2(DWB_OUT_CTRL, DWB_TOP, 0, OUT_MAX, mask_sh),\\\n\tSF_DWB2(DWB_OUT_CTRL, DWB_TOP, 0, OUT_MIN, mask_sh),\\\n\tSF_DWB2(DWB_MMHUBBUB_BACKPRESSURE_CNT_EN, DWB_TOP, 0, DWB_MMHUBBUB_BACKPRESSURE_CNT_EN, mask_sh),\\\n\tSF_DWB2(DWB_MMHUBBUB_BACKPRESSURE_CNT, DWB_TOP, 0, DWB_MMHUBBUB_MAX_BACKPRESSURE, mask_sh),\\\n\tSF_DWB2(DWB_HOST_READ_CONTROL, DWB_TOP, 0, DWB_HOST_READ_RATE_CONTROL, mask_sh),\\\n\tSF_DWB2(DWB_SOFT_RESET, DWB_TOP, 0, DWB_SOFT_RESET, mask_sh),\\\n\tSF_DWB2(DWB_HDR_MULT_COEF, DWBCP, 0, DWB_HDR_MULT_COEF, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAP_MODE, DWBCP, 0, DWB_GAMUT_REMAP_MODE, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAP_MODE, DWBCP, 0, DWB_GAMUT_REMAP_MODE_CURRENT, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAP_COEF_FORMAT, DWBCP, 0, DWB_GAMUT_REMAP_COEF_FORMAT, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPA_C11_C12, DWBCP, 0, DWB_GAMUT_REMAPA_C11, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPA_C11_C12, DWBCP, 0, DWB_GAMUT_REMAPA_C12, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPA_C13_C14, DWBCP, 0, DWB_GAMUT_REMAPA_C13, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPA_C13_C14, DWBCP, 0, DWB_GAMUT_REMAPA_C14, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPA_C21_C22, DWBCP, 0, DWB_GAMUT_REMAPA_C21, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPA_C21_C22, DWBCP, 0, DWB_GAMUT_REMAPA_C22, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPA_C23_C24, DWBCP, 0, DWB_GAMUT_REMAPA_C23, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPA_C23_C24, DWBCP, 0, DWB_GAMUT_REMAPA_C24, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPA_C31_C32, DWBCP, 0, DWB_GAMUT_REMAPA_C31, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPA_C31_C32, DWBCP, 0, DWB_GAMUT_REMAPA_C32, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPA_C33_C34, DWBCP, 0, DWB_GAMUT_REMAPA_C33, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPA_C33_C34, DWBCP, 0, DWB_GAMUT_REMAPA_C34, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPB_C11_C12, DWBCP, 0, DWB_GAMUT_REMAPB_C11, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPB_C11_C12, DWBCP, 0, DWB_GAMUT_REMAPB_C12, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPB_C13_C14, DWBCP, 0, DWB_GAMUT_REMAPB_C13, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPB_C13_C14, DWBCP, 0, DWB_GAMUT_REMAPB_C14, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPB_C21_C22, DWBCP, 0, DWB_GAMUT_REMAPB_C21, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPB_C21_C22, DWBCP, 0, DWB_GAMUT_REMAPB_C22, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPB_C23_C24, DWBCP, 0, DWB_GAMUT_REMAPB_C23, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPB_C23_C24, DWBCP, 0, DWB_GAMUT_REMAPB_C24, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPB_C31_C32, DWBCP, 0, DWB_GAMUT_REMAPB_C31, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPB_C31_C32, DWBCP, 0, DWB_GAMUT_REMAPB_C32, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPB_C33_C34, DWBCP, 0, DWB_GAMUT_REMAPB_C33, mask_sh),\\\n\tSF_DWB2(DWB_GAMUT_REMAPB_C33_C34, DWBCP, 0, DWB_GAMUT_REMAPB_C34, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_CONTROL, DWBCP, 0, DWB_OGAM_MODE, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_CONTROL, DWBCP, 0, DWB_OGAM_SELECT, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_CONTROL, DWBCP, 0, DWB_OGAM_PWL_DISABLE, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_CONTROL, DWBCP, 0, DWB_OGAM_MODE_CURRENT, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_CONTROL, DWBCP, 0, DWB_OGAM_SELECT_CURRENT, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_LUT_INDEX, DWBCP, 0, DWB_OGAM_LUT_INDEX, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_LUT_DATA, DWBCP, 0, DWB_OGAM_LUT_DATA, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_LUT_CONTROL, DWBCP, 0, DWB_OGAM_LUT_WRITE_COLOR_MASK, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_LUT_CONTROL, DWBCP, 0, DWB_OGAM_LUT_READ_COLOR_SEL, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_LUT_CONTROL, DWBCP, 0, DWB_OGAM_LUT_READ_DBG, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_LUT_CONTROL, DWBCP, 0, DWB_OGAM_LUT_HOST_SEL, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_LUT_CONTROL, DWBCP, 0, DWB_OGAM_LUT_CONFIG_MODE, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_START_CNTL_B, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_START_CNTL_B, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_START_CNTL_G, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_START_CNTL_G, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_SEGMENT_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_START_CNTL_R, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_START_CNTL_R, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_SEGMENT_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_START_BASE_CNTL_B, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_BASE_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_START_SLOPE_CNTL_B, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_START_BASE_CNTL_G, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_BASE_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_START_SLOPE_CNTL_G, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_START_BASE_CNTL_R, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_BASE_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_START_SLOPE_CNTL_R, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_END_CNTL1_B, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_END_CNTL2_B, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_END_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_END_CNTL2_B, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_END_CNTL1_G, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_END_BASE_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_END_CNTL2_G, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_END_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_END_CNTL2_G, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_END_CNTL1_R, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_END_BASE_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_END_CNTL2_R, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_END_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_END_CNTL2_R, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_OFFSET_B, DWBCP, 0, DWB_OGAM_RAMA_OFFSET_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_OFFSET_G, DWBCP, 0, DWB_OGAM_RAMA_OFFSET_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_OFFSET_R, DWBCP, 0, DWB_OGAM_RAMA_OFFSET_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_0_1, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_0_1, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_0_1, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_0_1, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_2_3, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION2_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_2_3, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION2_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_2_3, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION3_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_2_3, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION3_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_4_5, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION4_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_4_5, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION4_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_4_5, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION5_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_4_5, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION5_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_6_7, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION6_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_6_7, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION6_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_6_7, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION7_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_6_7, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION7_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_8_9, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION8_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_8_9, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION8_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_8_9, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION9_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_8_9, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION9_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_10_11, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION10_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_10_11, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION10_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_10_11, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION11_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_10_11, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION11_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_12_13, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION12_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_12_13, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION12_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_12_13, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION13_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_12_13, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION13_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_14_15, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION14_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_14_15, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION14_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_14_15, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION15_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_14_15, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION15_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_16_17, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION16_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_16_17, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION16_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_16_17, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION17_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_16_17, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION17_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_18_19, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION18_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_18_19, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION18_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_18_19, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION19_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_18_19, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION19_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_20_21, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION20_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_20_21, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION20_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_20_21, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION21_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_20_21, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION21_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_22_23, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION22_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_22_23, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION22_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_22_23, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION23_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_22_23, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION23_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_24_25, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION24_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_24_25, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION24_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_24_25, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION25_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_24_25, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION25_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_26_27, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION26_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_26_27, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION26_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_26_27, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION27_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_26_27, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION27_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_28_29, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION28_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_28_29, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION28_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_28_29, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION29_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_28_29, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION29_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_30_31, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION30_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_30_31, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION30_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_30_31, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION31_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_30_31, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION31_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_32_33, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION32_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_32_33, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION32_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_32_33, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION33_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMA_REGION_32_33, DWBCP, 0, DWB_OGAM_RAMA_EXP_REGION33_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_START_CNTL_B, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_START_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_START_CNTL_B, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_START_CNTL_G, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_START_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_START_CNTL_G, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_START_SEGMENT_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_START_CNTL_R, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_START_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_START_CNTL_R, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_START_SEGMENT_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_START_BASE_CNTL_B, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_START_BASE_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_START_SLOPE_CNTL_B, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_START_SLOPE_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_START_BASE_CNTL_G, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_START_BASE_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_START_SLOPE_CNTL_G, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_START_SLOPE_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_START_BASE_CNTL_R, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_START_BASE_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_START_SLOPE_CNTL_R, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_START_SLOPE_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_END_CNTL1_B, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_END_CNTL2_B, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_END_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_END_CNTL2_B, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_END_SLOPE_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_END_CNTL1_G, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_END_BASE_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_END_CNTL2_G, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_END_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_END_CNTL2_G, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_END_SLOPE_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_END_CNTL1_R, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_END_BASE_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_END_CNTL2_R, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_END_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_END_CNTL2_R, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION_END_SLOPE_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_OFFSET_B, DWBCP, 0, DWB_OGAM_RAMB_OFFSET_B, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_OFFSET_G, DWBCP, 0, DWB_OGAM_RAMB_OFFSET_G, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_OFFSET_R, DWBCP, 0, DWB_OGAM_RAMB_OFFSET_R, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_0_1, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_0_1, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_0_1, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_0_1, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_2_3, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION2_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_2_3, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION2_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_2_3, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION3_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_2_3, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION3_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_4_5, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION4_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_4_5, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION4_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_4_5, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION5_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_4_5, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION5_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_6_7, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION6_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_6_7, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION6_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_6_7, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION7_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_6_7, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION7_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_8_9, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION8_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_8_9, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION8_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_8_9, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION9_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_8_9, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION9_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_10_11, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION10_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_10_11, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION10_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_10_11, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION11_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_10_11, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION11_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_12_13, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION12_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_12_13, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION12_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_12_13, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION13_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_12_13, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION13_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_14_15, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION14_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_14_15, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION14_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_14_15, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION15_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_14_15, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION15_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_16_17, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION16_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_16_17, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION16_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_16_17, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION17_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_16_17, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION17_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_18_19, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION18_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_18_19, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION18_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_18_19, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION19_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_18_19, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION19_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_20_21, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION20_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_20_21, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION20_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_20_21, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION21_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_20_21, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION21_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_22_23, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION22_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_22_23, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION22_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_22_23, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION23_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_22_23, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION23_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_24_25, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION24_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_24_25, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION24_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_24_25, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION25_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_24_25, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION25_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_26_27, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION26_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_26_27, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION26_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_26_27, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION27_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_26_27, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION27_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_28_29, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION28_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_28_29, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION28_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_28_29, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION29_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_28_29, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION29_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_30_31, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION30_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_30_31, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION30_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_30_31, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION31_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_30_31, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION31_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_32_33, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION32_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_32_33, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION32_NUM_SEGMENTS, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_32_33, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION33_LUT_OFFSET, mask_sh),\\\n\tSF_DWB2(DWB_OGAM_RAMB_REGION_32_33, DWBCP, 0, DWB_OGAM_RAMB_EXP_REGION33_NUM_SEGMENTS, mask_sh)\n\n\n#define DWBC_REG_FIELD_LIST_DCN3_0(type) \\\n\ttype DWB_ENABLE;\\\n\ttype DISPCLK_R_DWB_GATE_DIS;\\\n\ttype DISPCLK_G_DWB_GATE_DIS;\\\n\ttype DWB_TEST_CLK_SEL;\\\n\ttype DWBSCL_LUT_MEM_PWR_FORCE;\\\n\ttype DWBSCL_LUT_MEM_PWR_DIS;\\\n\ttype DWBSCL_LUT_MEM_PWR_STATE;\\\n\ttype DWBSCL_LB_MEM_PWR_FORCE;\\\n\ttype DWBSCL_LB_MEM_PWR_DIS;\\\n\ttype DWBSCL_LB_MEM_PWR_STATE;\\\n\ttype DWB_OGAM_LUT_MEM_PWR_FORCE;\\\n\ttype DWB_OGAM_LUT_MEM_PWR_DIS;\\\n\ttype DWB_OGAM_LUT_MEM_PWR_STATE;\\\n\ttype FC_FRAME_CAPTURE_EN;\\\n\ttype FC_FRAME_CAPTURE_RATE;\\\n\ttype FC_WINDOW_CROP_EN;\\\n\ttype FC_EYE_SELECTION;\\\n\ttype FC_STEREO_EYE_POLARITY;\\\n\ttype FC_NEW_CONTENT;\\\n\ttype FC_FI_EN;\\\n\ttype FC_FI_PHASE;\\\n\ttype FC_FRAME_CAPTURE_EN_CURRENT;\\\n\ttype FC_FIRST_PIXEL_DELAY_COUNT;\\\n\ttype FC_WINDOW_START_X;\\\n\ttype FC_WINDOW_START_Y;\\\n\ttype FC_WINDOW_WIDTH;\\\n\ttype FC_WINDOW_HEIGHT;\\\n\ttype FC_SOURCE_WIDTH;\\\n\ttype FC_SOURCE_HEIGHT;\\\n\ttype DWB_UPDATE_LOCK;\\\n\ttype DWB_UPDATE_PENDING;\\\n\ttype DWB_CRC_EN;\\\n\ttype DWB_CRC_CONT_EN;\\\n\ttype DWB_CRC_SRC_SEL;\\\n\ttype DWB_CRC_RED_MASK;\\\n\ttype DWB_CRC_GREEN_MASK;\\\n\ttype DWB_CRC_BLUE_MASK;\\\n\ttype DWB_CRC_A_MASK;\\\n\ttype DWB_CRC_SIG_RED;\\\n\ttype DWB_CRC_SIG_GREEN;\\\n\ttype DWB_CRC_SIG_BLUE;\\\n\ttype DWB_CRC_SIG_A;\\\n\ttype OUT_FORMAT;\\\n\ttype OUT_DENORM;\\\n\ttype OUT_MAX;\\\n\ttype OUT_MIN;\\\n\ttype DWB_MMHUBBUB_BACKPRESSURE_CNT_EN;\\\n\ttype DWB_MMHUBBUB_MAX_BACKPRESSURE;\\\n\ttype DWB_HOST_READ_RATE_CONTROL;\\\n\ttype DWBSCL_DATA_OVERFLOW_FLAG;\\\n\ttype DWBSCL_DATA_OVERFLOW_ACK;\\\n\ttype DWBSCL_DATA_OVERFLOW_MASK;\\\n\ttype DWBSCL_DATA_OVERFLOW_INT_STATUS;\\\n\ttype DWBSCL_DATA_OVERFLOW_INT_TYPE;\\\n\ttype DWBSCL_DATA_OVERFLOW_TYPE;\\\n\ttype DWBSCL_DATA_OVERFLOW_OUT_X_CNT;\\\n\ttype DWBSCL_DATA_OVERFLOW_OUT_Y_CNT;\\\n\ttype DWB_SOFT_RESET;\\\n\ttype DWBSCL_COEF_RAM_TAP_PAIR_IDX;\\\n\ttype DWBSCL_COEF_RAM_PHASE;\\\n\ttype DWBSCL_COEF_RAM_FILTER_TYPE;\\\n\ttype DWBSCL_COEF_RAM_SELECT_RD;\\\n\ttype DWBSCL_COEF_RAM_EVEN_TAP_COEF;\\\n\ttype DWBSCL_COEF_RAM_EVEN_TAP_COEF_EN;\\\n\ttype DWBSCL_COEF_RAM_ODD_TAP_COEF;\\\n\ttype DWBSCL_COEF_RAM_ODD_TAP_COEF_EN;\\\n\ttype DWBSCL_MODE;\\\n\ttype DWBSCL_COEF_RAM_SELECT;\\\n\ttype DWBSCL_COEF_RAM_SELECT_CURRENT;\\\n\ttype DWBSCL_H_NUM_OF_TAPS;\\\n\ttype DWBSCL_V_NUM_OF_TAPS;\\\n\ttype DWBSCL_H_SCALE_RATIO;\\\n\ttype DWBSCL_H_INIT_FRAC;\\\n\ttype DWBSCL_H_INIT_INT;\\\n\ttype DWBSCL_V_SCALE_RATIO;\\\n\ttype DWBSCL_V_INIT_FRAC;\\\n\ttype DWBSCL_V_INIT_INT;\\\n\ttype DWBSCL_BOUNDARY_MODE;\\\n\ttype DWBSCL_BLACK_COLOR_RGB;\\\n\ttype DWBSCL_DEST_WIDTH;\\\n\ttype DWBSCL_DEST_HEIGHT;\\\n\ttype DWB_HDR_MULT_COEF;\\\n\ttype DWB_GAMUT_REMAP_MODE;\\\n\ttype DWB_GAMUT_REMAP_MODE_CURRENT;\\\n\ttype DWB_GAMUT_REMAP_COEF_FORMAT;\\\n\ttype DWB_GAMUT_REMAPA_C11;\\\n\ttype DWB_GAMUT_REMAPA_C12;\\\n\ttype DWB_GAMUT_REMAPA_C13;\\\n\ttype DWB_GAMUT_REMAPA_C14;\\\n\ttype DWB_GAMUT_REMAPA_C21;\\\n\ttype DWB_GAMUT_REMAPA_C22;\\\n\ttype DWB_GAMUT_REMAPA_C23;\\\n\ttype DWB_GAMUT_REMAPA_C24;\\\n\ttype DWB_GAMUT_REMAPA_C31;\\\n\ttype DWB_GAMUT_REMAPA_C32;\\\n\ttype DWB_GAMUT_REMAPA_C33;\\\n\ttype DWB_GAMUT_REMAPA_C34;\\\n\ttype DWB_GAMUT_REMAPB_C11;\\\n\ttype DWB_GAMUT_REMAPB_C12;\\\n\ttype DWB_GAMUT_REMAPB_C13;\\\n\ttype DWB_GAMUT_REMAPB_C14;\\\n\ttype DWB_GAMUT_REMAPB_C21;\\\n\ttype DWB_GAMUT_REMAPB_C22;\\\n\ttype DWB_GAMUT_REMAPB_C23;\\\n\ttype DWB_GAMUT_REMAPB_C24;\\\n\ttype DWB_GAMUT_REMAPB_C31;\\\n\ttype DWB_GAMUT_REMAPB_C32;\\\n\ttype DWB_GAMUT_REMAPB_C33;\\\n\ttype DWB_GAMUT_REMAPB_C34;\\\n\ttype DWB_OGAM_MODE;\\\n\ttype DWB_OGAM_SELECT;\\\n\ttype DWB_OGAM_PWL_DISABLE;\\\n\ttype DWB_OGAM_MODE_CURRENT;\\\n\ttype DWB_OGAM_SELECT_CURRENT;\\\n\ttype DWB_OGAM_LUT_INDEX;\\\n\ttype DWB_OGAM_LUT_DATA;\\\n\ttype DWB_OGAM_LUT_WRITE_COLOR_MASK;\\\n\ttype DWB_OGAM_LUT_READ_COLOR_SEL;\\\n\ttype DWB_OGAM_LUT_READ_DBG;\\\n\ttype DWB_OGAM_LUT_HOST_SEL;\\\n\ttype DWB_OGAM_LUT_CONFIG_MODE;\\\n\ttype DWB_OGAM_LUT_STATUS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_START_B;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_START_SEGMENT_B;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_START_G;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_START_SEGMENT_G;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_START_R;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_START_SEGMENT_R;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_START_BASE_B;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_B;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_START_BASE_G;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_G;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_START_BASE_R;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_START_SLOPE_R;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_END_BASE_B;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_END_B;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_B;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_END_BASE_G;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_END_G;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_G;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_END_BASE_R;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_END_R;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION_END_SLOPE_R;\\\n\ttype DWB_OGAM_RAMA_OFFSET_B;\\\n\ttype DWB_OGAM_RAMA_OFFSET_G;\\\n\ttype DWB_OGAM_RAMA_OFFSET_R;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION0_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION1_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION2_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION2_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION3_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION3_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION4_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION4_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION5_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION5_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION6_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION6_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION7_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION7_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION8_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION8_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION9_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION9_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION10_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION10_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION11_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION11_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION12_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION12_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION13_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION13_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION14_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION14_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION15_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION15_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION16_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION16_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION17_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION17_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION18_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION18_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION19_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION19_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION20_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION20_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION21_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION21_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION22_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION22_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION23_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION23_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION24_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION24_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION25_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION25_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION26_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION26_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION27_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION27_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION28_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION28_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION29_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION29_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION30_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION30_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION31_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION31_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION32_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION32_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION33_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMA_EXP_REGION33_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_START_B;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_START_SEGMENT_B;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_START_G;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_START_SEGMENT_G;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_START_R;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_START_SEGMENT_R;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_START_BASE_B;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_START_SLOPE_B;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_START_BASE_G;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_START_SLOPE_G;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_START_BASE_R;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_START_SLOPE_R;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_END_BASE_B;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_END_B;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_END_SLOPE_B;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_END_BASE_G;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_END_G;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_END_SLOPE_G;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_END_BASE_R;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_END_R;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION_END_SLOPE_R;\\\n\ttype DWB_OGAM_RAMB_OFFSET_B;\\\n\ttype DWB_OGAM_RAMB_OFFSET_G;\\\n\ttype DWB_OGAM_RAMB_OFFSET_R;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION0_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION0_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION1_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION1_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION2_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION2_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION3_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION3_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION4_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION4_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION5_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION5_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION6_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION6_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION7_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION7_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION8_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION8_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION9_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION9_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION10_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION10_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION11_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION11_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION12_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION12_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION13_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION13_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION14_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION14_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION15_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION15_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION16_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION16_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION17_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION17_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION18_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION18_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION19_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION19_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION20_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION20_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION21_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION21_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION22_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION22_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION23_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION23_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION24_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION24_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION25_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION25_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION26_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION26_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION27_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION27_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION28_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION28_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION29_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION29_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION30_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION30_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION31_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION31_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION32_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION32_NUM_SEGMENTS;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION33_LUT_OFFSET;\\\n\ttype DWB_OGAM_RAMB_EXP_REGION33_NUM_SEGMENTS;\n\nstruct dcn30_dwbc_registers {\n\t \n\t \n\tuint32_t DWB_ENABLE_CLK_CTRL;\n\tuint32_t DWB_MEM_PWR_CTRL;\n\tuint32_t FC_MODE_CTRL;\n\tuint32_t FC_FLOW_CTRL;\n\tuint32_t FC_WINDOW_START;\n\tuint32_t FC_WINDOW_SIZE;\n\tuint32_t FC_SOURCE_SIZE;\n\tuint32_t DWB_UPDATE_CTRL;\n\tuint32_t DWB_CRC_CTRL;\n\tuint32_t DWB_CRC_MASK_R_G;\n\tuint32_t DWB_CRC_MASK_B_A;\n\tuint32_t DWB_CRC_VAL_R_G;\n\tuint32_t DWB_CRC_VAL_B_A;\n\tuint32_t DWB_OUT_CTRL;\n\tuint32_t DWB_MMHUBBUB_BACKPRESSURE_CNT_EN;\n\tuint32_t DWB_MMHUBBUB_BACKPRESSURE_CNT;\n\tuint32_t DWB_HOST_READ_CONTROL;\n\tuint32_t DWB_SOFT_RESET;\n\n\t \n\tuint32_t DWBSCL_COEF_RAM_TAP_SELECT;\n\tuint32_t DWBSCL_COEF_RAM_TAP_DATA;\n\tuint32_t DWBSCL_MODE;\n\tuint32_t DWBSCL_TAP_CONTROL;\n\tuint32_t DWBSCL_HORZ_FILTER_SCALE_RATIO;\n\tuint32_t DWBSCL_HORZ_FILTER_INIT;\n\tuint32_t DWBSCL_VERT_FILTER_SCALE_RATIO;\n\tuint32_t DWBSCL_VERT_FILTER_INIT;\n\tuint32_t DWBSCL_BOUNDARY_CTRL;\n\tuint32_t DWBSCL_DEST_SIZE;\n\tuint32_t DWBSCL_OVERFLOW_STATUS;\n\tuint32_t DWBSCL_OVERFLOW_COUNTER;\n\n\t \n\tuint32_t DWB_HDR_MULT_COEF;\n\tuint32_t DWB_GAMUT_REMAP_MODE;\n\tuint32_t DWB_GAMUT_REMAP_COEF_FORMAT;\n\tuint32_t DWB_GAMUT_REMAPA_C11_C12;\n\tuint32_t DWB_GAMUT_REMAPA_C13_C14;\n\tuint32_t DWB_GAMUT_REMAPA_C21_C22;\n\tuint32_t DWB_GAMUT_REMAPA_C23_C24;\n\tuint32_t DWB_GAMUT_REMAPA_C31_C32;\n\tuint32_t DWB_GAMUT_REMAPA_C33_C34;\n\tuint32_t DWB_GAMUT_REMAPB_C11_C12;\n\tuint32_t DWB_GAMUT_REMAPB_C13_C14;\n\tuint32_t DWB_GAMUT_REMAPB_C21_C22;\n\tuint32_t DWB_GAMUT_REMAPB_C23_C24;\n\tuint32_t DWB_GAMUT_REMAPB_C31_C32;\n\tuint32_t DWB_GAMUT_REMAPB_C33_C34;\n\tuint32_t DWB_OGAM_CONTROL;\n\tuint32_t DWB_OGAM_LUT_INDEX;\n\tuint32_t DWB_OGAM_LUT_DATA;\n\tuint32_t DWB_OGAM_LUT_CONTROL;\n\tuint32_t DWB_OGAM_RAMA_START_CNTL_B;\n\tuint32_t DWB_OGAM_RAMA_START_CNTL_G;\n\tuint32_t DWB_OGAM_RAMA_START_CNTL_R;\n\tuint32_t DWB_OGAM_RAMA_START_BASE_CNTL_B;\n\tuint32_t DWB_OGAM_RAMA_START_SLOPE_CNTL_B;\n\tuint32_t DWB_OGAM_RAMA_START_BASE_CNTL_G;\n\tuint32_t DWB_OGAM_RAMA_START_SLOPE_CNTL_G;\n\tuint32_t DWB_OGAM_RAMA_START_BASE_CNTL_R;\n\tuint32_t DWB_OGAM_RAMA_START_SLOPE_CNTL_R;\n\tuint32_t DWB_OGAM_RAMA_END_CNTL1_B;\n\tuint32_t DWB_OGAM_RAMA_END_CNTL2_B;\n\tuint32_t DWB_OGAM_RAMA_END_CNTL1_G;\n\tuint32_t DWB_OGAM_RAMA_END_CNTL2_G;\n\tuint32_t DWB_OGAM_RAMA_END_CNTL1_R;\n\tuint32_t DWB_OGAM_RAMA_END_CNTL2_R;\n\tuint32_t DWB_OGAM_RAMA_OFFSET_B;\n\tuint32_t DWB_OGAM_RAMA_OFFSET_G;\n\tuint32_t DWB_OGAM_RAMA_OFFSET_R;\n\tuint32_t DWB_OGAM_RAMA_REGION_0_1;\n\tuint32_t DWB_OGAM_RAMA_REGION_2_3;\n\tuint32_t DWB_OGAM_RAMA_REGION_4_5;\n\tuint32_t DWB_OGAM_RAMA_REGION_6_7;\n\tuint32_t DWB_OGAM_RAMA_REGION_8_9;\n\tuint32_t DWB_OGAM_RAMA_REGION_10_11;\n\tuint32_t DWB_OGAM_RAMA_REGION_12_13;\n\tuint32_t DWB_OGAM_RAMA_REGION_14_15;\n\tuint32_t DWB_OGAM_RAMA_REGION_16_17;\n\tuint32_t DWB_OGAM_RAMA_REGION_18_19;\n\tuint32_t DWB_OGAM_RAMA_REGION_20_21;\n\tuint32_t DWB_OGAM_RAMA_REGION_22_23;\n\tuint32_t DWB_OGAM_RAMA_REGION_24_25;\n\tuint32_t DWB_OGAM_RAMA_REGION_26_27;\n\tuint32_t DWB_OGAM_RAMA_REGION_28_29;\n\tuint32_t DWB_OGAM_RAMA_REGION_30_31;\n\tuint32_t DWB_OGAM_RAMA_REGION_32_33;\n\tuint32_t DWB_OGAM_RAMB_START_CNTL_B;\n\tuint32_t DWB_OGAM_RAMB_START_CNTL_G;\n\tuint32_t DWB_OGAM_RAMB_START_CNTL_R;\n\tuint32_t DWB_OGAM_RAMB_START_BASE_CNTL_B;\n\tuint32_t DWB_OGAM_RAMB_START_SLOPE_CNTL_B;\n\tuint32_t DWB_OGAM_RAMB_START_BASE_CNTL_G;\n\tuint32_t DWB_OGAM_RAMB_START_SLOPE_CNTL_G;\n\tuint32_t DWB_OGAM_RAMB_START_BASE_CNTL_R;\n\tuint32_t DWB_OGAM_RAMB_START_SLOPE_CNTL_R;\n\tuint32_t DWB_OGAM_RAMB_END_CNTL1_B;\n\tuint32_t DWB_OGAM_RAMB_END_CNTL2_B;\n\tuint32_t DWB_OGAM_RAMB_END_CNTL1_G;\n\tuint32_t DWB_OGAM_RAMB_END_CNTL2_G;\n\tuint32_t DWB_OGAM_RAMB_END_CNTL1_R;\n\tuint32_t DWB_OGAM_RAMB_END_CNTL2_R;\n\tuint32_t DWB_OGAM_RAMB_OFFSET_B;\n\tuint32_t DWB_OGAM_RAMB_OFFSET_G;\n\tuint32_t DWB_OGAM_RAMB_OFFSET_R;\n\tuint32_t DWB_OGAM_RAMB_REGION_0_1;\n\tuint32_t DWB_OGAM_RAMB_REGION_2_3;\n\tuint32_t DWB_OGAM_RAMB_REGION_4_5;\n\tuint32_t DWB_OGAM_RAMB_REGION_6_7;\n\tuint32_t DWB_OGAM_RAMB_REGION_8_9;\n\tuint32_t DWB_OGAM_RAMB_REGION_10_11;\n\tuint32_t DWB_OGAM_RAMB_REGION_12_13;\n\tuint32_t DWB_OGAM_RAMB_REGION_14_15;\n\tuint32_t DWB_OGAM_RAMB_REGION_16_17;\n\tuint32_t DWB_OGAM_RAMB_REGION_18_19;\n\tuint32_t DWB_OGAM_RAMB_REGION_20_21;\n\tuint32_t DWB_OGAM_RAMB_REGION_22_23;\n\tuint32_t DWB_OGAM_RAMB_REGION_24_25;\n\tuint32_t DWB_OGAM_RAMB_REGION_26_27;\n\tuint32_t DWB_OGAM_RAMB_REGION_28_29;\n\tuint32_t DWB_OGAM_RAMB_REGION_30_31;\n\tuint32_t DWB_OGAM_RAMB_REGION_32_33;\n};\n\n \nenum dwbscl_coef_filter_type_sel {\n\tDWBSCL_COEF_RAM_FILTER_TYPE_VERT_RGB = 0,\n\tDWBSCL_COEF_RAM_FILTER_TYPE_HORZ_RGB = 1\n};\n\n\nstruct dcn30_dwbc_mask {\n\tDWBC_REG_FIELD_LIST_DCN3_0(uint32_t);\n};\n\nstruct dcn30_dwbc_shift {\n\tDWBC_REG_FIELD_LIST_DCN3_0(uint8_t);\n};\n\nstruct dcn30_dwbc {\n\tstruct dwbc base;\n\tconst struct dcn30_dwbc_registers *dwbc_regs;\n\tconst struct dcn30_dwbc_shift *dwbc_shift;\n\tconst struct dcn30_dwbc_mask *dwbc_mask;\n};\n\nvoid dcn30_dwbc_construct(struct dcn30_dwbc *dwbc30,\n\tstruct dc_context *ctx,\n\tconst struct dcn30_dwbc_registers *dwbc_regs,\n\tconst struct dcn30_dwbc_shift *dwbc_shift,\n\tconst struct dcn30_dwbc_mask *dwbc_mask,\n\tint inst);\n\nbool dwb3_enable(struct dwbc *dwbc, struct dc_dwb_params *params);\n\nbool dwb3_disable(struct dwbc *dwbc);\n\nbool dwb3_update(struct dwbc *dwbc, struct dc_dwb_params *params);\n\nbool dwb3_is_enabled(struct dwbc *dwbc);\n\nvoid dwb3_set_stereo(struct dwbc *dwbc,\n\tstruct dwb_stereo_params *stereo_params);\n\nvoid dwb3_set_new_content(struct dwbc *dwbc,\n\tbool is_new_content);\n\nvoid dwb3_config_fc(struct dwbc *dwbc,\n\tstruct dc_dwb_params *params);\n\nvoid dwb3_set_denorm(struct dwbc *dwbc, struct dc_dwb_params *params);\n\nvoid dwb3_program_hdr_mult(\n\tstruct dwbc *dwbc,\n\tconst struct dc_dwb_params *params);\n\nvoid dwb3_set_gamut_remap(\n\tstruct dwbc *dwbc,\n\tconst struct dc_dwb_params *params);\n\nbool dwb3_ogam_set_input_transfer_func(\n\tstruct dwbc *dwbc,\n\tconst struct dc_transfer_func *in_transfer_func_dwb_ogam);\n\nvoid dwb3_set_host_read_rate_control(struct dwbc *dwbc, bool host_read_delay);\n#endif\n\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}