 /*
 **************************************************************************************
 *
 * Copyright (c) 2010 Marvell International, Ltd.
 *
 **************************************************************************************
 *
 * Marvell Commercial License Option
 *
 * If you received this File from Marvell as part of a proprietary software release,
 * the File is considered Marvell Proprietary and Confidential Information, and is
 * licensed to you under the terms of the applicable Commercial License.
 *
 **************************************************************************************
 *
 * Marvell GPL License Option
 *
 * If you received this File from Marvell as part of a Linux distribution, this File
 * is licensed to you in accordance with the terms and conditions of the General Public
 * License Version 2, June 1991 (the "GPL License").  You can redistribute it and/or
 * modify it under the terms of the GPL License; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT ANY
 * WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A
 * PARTICULAR PURPOSE.  See the GPL License for more details.
 *
 * You should have received a copy of the GNU General Public License along with this
 * program.  If not, see http://www.gnu.org/licenses/.
 *
 **************************************************************************************
 *
 * \file SENSOR_regmasks.h
 * Generated using RegBuild 1.6.1
 *
 *************************************************************************
 */

#ifndef _SENSOR_REGS_REGMASKS_H_
#define _SENSOR_REGS_REGMASKS_H_

#include <stdint.h>

//====================================================================
//
//Register File: sensor_regs (sensor_regs)
//
//====================================================================

//====================================================================
//Register: Configuration register (Instance 1 of 19) (cfg0)
/** \brief  (Instance 1 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG0_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG0_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG0_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG0_RESERVED1_MASK) >> SENSOR_REGS_CFG0_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG0_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG0_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG0_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG0_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG0_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG0_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG0_INTTYPE_MASK) >> SENSOR_REGS_CFG0_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG0_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG0_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG0_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG0_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG0_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG0_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG0_RESERVED2_MASK) >> SENSOR_REGS_CFG0_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG0_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG0_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG0_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG0_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG0_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG0_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG0_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG0_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG0_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG0_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG0_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG0_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG0_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG0_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG0_ALT_IN_MASK) >> SENSOR_REGS_CFG0_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG0_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG0_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG0_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG0_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG0_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG0_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG0_OUTSENSE_MASK) >> SENSOR_REGS_CFG0_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG0_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG0_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG0_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG0_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG0_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG0_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG0_OUTTYPE_MASK) >> SENSOR_REGS_CFG0_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG0_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG0_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG0_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 2 of 19) (cfg1)
/** \brief  (Instance 2 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG1_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG1_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG1_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG1_RESERVED1_MASK) >> SENSOR_REGS_CFG1_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG1_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG1_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG1_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG1_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG1_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG1_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG1_INTTYPE_MASK) >> SENSOR_REGS_CFG1_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG1_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG1_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG1_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG1_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG1_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG1_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG1_RESERVED2_MASK) >> SENSOR_REGS_CFG1_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG1_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG1_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG1_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG1_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG1_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG1_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG1_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG1_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG1_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG1_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG1_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG1_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG1_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG1_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG1_ALT_IN_MASK) >> SENSOR_REGS_CFG1_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG1_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG1_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG1_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG1_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG1_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG1_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG1_OUTSENSE_MASK) >> SENSOR_REGS_CFG1_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG1_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG1_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG1_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG1_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG1_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG1_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG1_OUTTYPE_MASK) >> SENSOR_REGS_CFG1_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG1_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG1_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG1_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 3 of 19) (cfg2)
/** \brief  (Instance 3 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG2_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG2_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG2_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG2_RESERVED1_MASK) >> SENSOR_REGS_CFG2_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG2_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG2_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG2_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG2_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG2_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG2_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG2_INTTYPE_MASK) >> SENSOR_REGS_CFG2_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG2_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG2_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG2_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG2_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG2_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG2_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG2_RESERVED2_MASK) >> SENSOR_REGS_CFG2_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG2_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG2_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG2_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG2_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG2_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG2_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG2_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG2_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG2_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG2_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG2_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG2_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG2_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG2_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG2_ALT_IN_MASK) >> SENSOR_REGS_CFG2_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG2_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG2_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG2_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG2_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG2_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG2_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG2_OUTSENSE_MASK) >> SENSOR_REGS_CFG2_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG2_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG2_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG2_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG2_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG2_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG2_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG2_OUTTYPE_MASK) >> SENSOR_REGS_CFG2_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG2_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG2_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG2_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 4 of 19) (cfg3)
/** \brief  (Instance 4 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG3_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG3_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG3_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG3_RESERVED1_MASK) >> SENSOR_REGS_CFG3_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG3_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG3_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG3_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG3_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG3_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG3_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG3_INTTYPE_MASK) >> SENSOR_REGS_CFG3_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG3_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG3_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG3_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG3_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG3_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG3_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG3_RESERVED2_MASK) >> SENSOR_REGS_CFG3_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG3_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG3_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG3_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG3_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG3_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG3_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG3_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG3_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG3_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG3_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG3_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG3_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG3_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG3_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG3_ALT_IN_MASK) >> SENSOR_REGS_CFG3_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG3_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG3_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG3_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG3_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG3_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG3_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG3_OUTSENSE_MASK) >> SENSOR_REGS_CFG3_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG3_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG3_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG3_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG3_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG3_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG3_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG3_OUTTYPE_MASK) >> SENSOR_REGS_CFG3_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG3_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG3_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG3_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 5 of 19) (cfg4)
/** \brief  (Instance 5 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG4_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG4_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG4_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG4_RESERVED1_MASK) >> SENSOR_REGS_CFG4_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG4_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG4_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG4_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG4_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG4_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG4_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG4_INTTYPE_MASK) >> SENSOR_REGS_CFG4_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG4_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG4_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG4_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG4_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG4_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG4_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG4_RESERVED2_MASK) >> SENSOR_REGS_CFG4_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG4_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG4_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG4_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG4_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG4_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG4_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG4_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG4_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG4_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG4_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG4_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG4_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG4_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG4_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG4_ALT_IN_MASK) >> SENSOR_REGS_CFG4_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG4_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG4_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG4_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG4_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG4_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG4_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG4_OUTSENSE_MASK) >> SENSOR_REGS_CFG4_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG4_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG4_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG4_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG4_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG4_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG4_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG4_OUTTYPE_MASK) >> SENSOR_REGS_CFG4_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG4_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG4_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG4_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 6 of 19) (cfg5)
/** \brief  (Instance 6 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG5_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG5_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG5_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG5_RESERVED1_MASK) >> SENSOR_REGS_CFG5_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG5_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG5_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG5_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG5_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG5_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG5_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG5_INTTYPE_MASK) >> SENSOR_REGS_CFG5_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG5_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG5_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG5_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG5_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG5_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG5_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG5_RESERVED2_MASK) >> SENSOR_REGS_CFG5_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG5_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG5_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG5_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG5_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG5_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG5_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG5_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG5_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG5_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG5_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG5_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG5_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG5_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG5_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG5_ALT_IN_MASK) >> SENSOR_REGS_CFG5_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG5_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG5_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG5_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG5_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG5_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG5_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG5_OUTSENSE_MASK) >> SENSOR_REGS_CFG5_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG5_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG5_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG5_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG5_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG5_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG5_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG5_OUTTYPE_MASK) >> SENSOR_REGS_CFG5_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG5_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG5_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG5_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 7 of 19) (cfg6)
/** \brief  (Instance 7 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG6_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG6_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG6_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG6_RESERVED1_MASK) >> SENSOR_REGS_CFG6_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG6_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG6_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG6_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG6_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG6_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG6_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG6_INTTYPE_MASK) >> SENSOR_REGS_CFG6_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG6_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG6_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG6_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG6_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG6_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG6_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG6_RESERVED2_MASK) >> SENSOR_REGS_CFG6_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG6_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG6_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG6_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG6_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG6_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG6_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG6_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG6_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG6_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG6_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG6_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG6_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG6_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG6_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG6_ALT_IN_MASK) >> SENSOR_REGS_CFG6_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG6_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG6_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG6_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG6_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG6_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG6_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG6_OUTSENSE_MASK) >> SENSOR_REGS_CFG6_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG6_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG6_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG6_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG6_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG6_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG6_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG6_OUTTYPE_MASK) >> SENSOR_REGS_CFG6_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG6_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG6_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG6_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 8 of 19) (cfg7)
/** \brief  (Instance 8 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG7_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG7_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG7_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG7_RESERVED1_MASK) >> SENSOR_REGS_CFG7_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG7_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG7_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG7_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG7_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG7_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG7_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG7_INTTYPE_MASK) >> SENSOR_REGS_CFG7_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG7_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG7_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG7_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG7_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG7_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG7_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG7_RESERVED2_MASK) >> SENSOR_REGS_CFG7_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG7_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG7_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG7_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG7_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG7_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG7_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG7_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG7_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG7_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG7_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG7_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG7_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG7_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG7_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG7_ALT_IN_MASK) >> SENSOR_REGS_CFG7_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG7_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG7_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG7_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG7_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG7_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG7_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG7_OUTSENSE_MASK) >> SENSOR_REGS_CFG7_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG7_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG7_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG7_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG7_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG7_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG7_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG7_OUTTYPE_MASK) >> SENSOR_REGS_CFG7_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG7_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG7_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG7_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 9 of 19) (cfg8)
/** \brief  (Instance 9 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG8_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG8_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG8_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG8_RESERVED1_MASK) >> SENSOR_REGS_CFG8_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG8_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG8_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG8_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG8_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG8_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG8_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG8_INTTYPE_MASK) >> SENSOR_REGS_CFG8_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG8_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG8_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG8_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG8_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG8_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG8_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG8_RESERVED2_MASK) >> SENSOR_REGS_CFG8_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG8_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG8_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG8_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG8_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG8_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG8_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG8_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG8_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG8_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG8_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG8_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG8_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG8_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG8_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG8_ALT_IN_MASK) >> SENSOR_REGS_CFG8_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG8_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG8_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG8_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG8_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG8_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG8_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG8_OUTSENSE_MASK) >> SENSOR_REGS_CFG8_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG8_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG8_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG8_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG8_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG8_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG8_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG8_OUTTYPE_MASK) >> SENSOR_REGS_CFG8_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG8_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG8_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG8_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 10 of 19) (cfg9)
/** \brief  (Instance 10 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG9_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG9_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG9_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG9_RESERVED1_MASK) >> SENSOR_REGS_CFG9_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG9_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG9_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG9_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG9_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG9_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG9_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG9_INTTYPE_MASK) >> SENSOR_REGS_CFG9_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG9_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG9_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG9_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG9_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG9_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG9_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG9_RESERVED2_MASK) >> SENSOR_REGS_CFG9_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG9_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG9_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG9_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG9_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG9_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG9_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG9_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG9_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG9_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG9_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG9_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG9_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG9_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG9_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG9_ALT_IN_MASK) >> SENSOR_REGS_CFG9_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG9_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG9_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG9_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG9_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG9_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG9_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG9_OUTSENSE_MASK) >> SENSOR_REGS_CFG9_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG9_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG9_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG9_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG9_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG9_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG9_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG9_OUTTYPE_MASK) >> SENSOR_REGS_CFG9_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG9_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG9_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG9_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 11 of 19) (cfg10)
/** \brief  (Instance 11 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG10_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG10_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG10_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG10_RESERVED1_MASK) >> SENSOR_REGS_CFG10_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG10_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG10_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG10_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG10_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG10_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG10_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG10_INTTYPE_MASK) >> SENSOR_REGS_CFG10_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG10_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG10_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG10_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG10_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG10_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG10_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG10_RESERVED2_MASK) >> SENSOR_REGS_CFG10_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG10_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG10_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG10_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG10_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG10_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG10_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG10_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG10_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG10_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG10_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG10_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG10_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG10_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG10_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG10_ALT_IN_MASK) >> SENSOR_REGS_CFG10_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG10_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG10_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG10_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG10_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG10_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG10_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG10_OUTSENSE_MASK) >> SENSOR_REGS_CFG10_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG10_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG10_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG10_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG10_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG10_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG10_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG10_OUTTYPE_MASK) >> SENSOR_REGS_CFG10_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG10_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG10_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG10_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 12 of 19) (cfg11)
/** \brief  (Instance 12 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG11_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG11_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG11_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG11_RESERVED1_MASK) >> SENSOR_REGS_CFG11_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG11_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG11_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG11_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG11_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG11_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG11_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG11_INTTYPE_MASK) >> SENSOR_REGS_CFG11_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG11_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG11_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG11_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG11_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG11_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG11_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG11_RESERVED2_MASK) >> SENSOR_REGS_CFG11_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG11_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG11_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG11_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG11_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG11_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG11_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG11_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG11_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG11_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG11_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG11_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG11_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG11_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG11_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG11_ALT_IN_MASK) >> SENSOR_REGS_CFG11_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG11_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG11_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG11_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG11_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG11_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG11_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG11_OUTSENSE_MASK) >> SENSOR_REGS_CFG11_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG11_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG11_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG11_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG11_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG11_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG11_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG11_OUTTYPE_MASK) >> SENSOR_REGS_CFG11_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG11_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG11_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG11_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 13 of 19) (cfg12)
/** \brief  (Instance 13 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG12_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG12_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG12_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG12_RESERVED1_MASK) >> SENSOR_REGS_CFG12_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG12_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG12_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG12_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG12_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG12_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG12_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG12_INTTYPE_MASK) >> SENSOR_REGS_CFG12_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG12_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG12_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG12_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG12_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG12_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG12_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG12_RESERVED2_MASK) >> SENSOR_REGS_CFG12_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG12_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG12_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG12_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG12_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG12_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG12_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG12_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG12_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG12_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG12_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG12_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG12_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG12_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG12_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG12_ALT_IN_MASK) >> SENSOR_REGS_CFG12_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG12_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG12_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG12_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG12_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG12_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG12_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG12_OUTSENSE_MASK) >> SENSOR_REGS_CFG12_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG12_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG12_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG12_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG12_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG12_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG12_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG12_OUTTYPE_MASK) >> SENSOR_REGS_CFG12_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG12_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG12_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG12_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 14 of 19) (cfg13)
/** \brief  (Instance 14 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG13_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG13_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG13_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG13_RESERVED1_MASK) >> SENSOR_REGS_CFG13_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG13_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG13_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG13_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG13_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG13_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG13_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG13_INTTYPE_MASK) >> SENSOR_REGS_CFG13_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG13_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG13_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG13_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG13_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG13_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG13_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG13_RESERVED2_MASK) >> SENSOR_REGS_CFG13_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG13_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG13_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG13_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG13_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG13_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG13_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG13_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG13_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG13_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG13_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG13_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG13_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG13_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG13_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG13_ALT_IN_MASK) >> SENSOR_REGS_CFG13_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG13_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG13_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG13_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG13_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG13_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG13_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG13_OUTSENSE_MASK) >> SENSOR_REGS_CFG13_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG13_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG13_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG13_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG13_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG13_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG13_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG13_OUTTYPE_MASK) >> SENSOR_REGS_CFG13_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG13_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG13_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG13_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 15 of 19) (cfg14)
/** \brief  (Instance 15 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG14_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG14_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG14_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG14_RESERVED1_MASK) >> SENSOR_REGS_CFG14_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG14_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG14_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG14_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG14_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG14_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG14_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG14_INTTYPE_MASK) >> SENSOR_REGS_CFG14_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG14_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG14_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG14_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG14_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG14_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG14_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG14_RESERVED2_MASK) >> SENSOR_REGS_CFG14_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG14_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG14_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG14_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG14_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG14_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG14_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG14_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG14_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG14_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG14_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG14_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG14_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG14_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG14_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG14_ALT_IN_MASK) >> SENSOR_REGS_CFG14_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG14_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG14_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG14_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG14_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG14_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG14_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG14_OUTSENSE_MASK) >> SENSOR_REGS_CFG14_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG14_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG14_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG14_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG14_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG14_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG14_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG14_OUTTYPE_MASK) >> SENSOR_REGS_CFG14_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG14_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG14_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG14_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 16 of 19) (cfg15)
/** \brief  (Instance 16 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG15_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG15_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG15_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG15_RESERVED1_MASK) >> SENSOR_REGS_CFG15_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG15_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG15_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG15_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG15_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG15_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG15_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG15_INTTYPE_MASK) >> SENSOR_REGS_CFG15_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG15_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG15_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG15_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG15_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG15_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG15_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG15_RESERVED2_MASK) >> SENSOR_REGS_CFG15_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG15_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG15_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG15_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG15_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG15_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG15_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG15_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG15_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG15_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG15_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG15_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG15_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG15_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG15_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG15_ALT_IN_MASK) >> SENSOR_REGS_CFG15_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG15_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG15_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG15_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG15_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG15_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG15_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG15_OUTSENSE_MASK) >> SENSOR_REGS_CFG15_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG15_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG15_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG15_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG15_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG15_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG15_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG15_OUTTYPE_MASK) >> SENSOR_REGS_CFG15_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG15_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG15_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG15_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 17 of 19) (cfg16)
/** \brief  (Instance 17 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG16_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG16_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG16_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG16_RESERVED1_MASK) >> SENSOR_REGS_CFG16_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG16_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG16_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG16_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG16_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG16_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG16_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG16_INTTYPE_MASK) >> SENSOR_REGS_CFG16_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG16_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG16_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG16_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG16_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG16_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG16_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG16_RESERVED2_MASK) >> SENSOR_REGS_CFG16_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG16_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG16_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG16_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG16_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG16_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG16_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG16_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG16_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG16_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG16_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG16_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG16_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG16_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG16_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG16_ALT_IN_MASK) >> SENSOR_REGS_CFG16_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG16_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG16_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG16_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG16_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG16_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG16_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG16_OUTSENSE_MASK) >> SENSOR_REGS_CFG16_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG16_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG16_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG16_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG16_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG16_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG16_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG16_OUTTYPE_MASK) >> SENSOR_REGS_CFG16_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG16_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG16_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG16_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 18 of 19) (cfg17)
/** \brief  (Instance 18 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG17_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG17_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG17_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG17_RESERVED1_MASK) >> SENSOR_REGS_CFG17_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG17_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG17_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG17_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG17_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG17_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG17_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG17_INTTYPE_MASK) >> SENSOR_REGS_CFG17_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG17_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG17_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG17_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG17_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG17_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG17_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG17_RESERVED2_MASK) >> SENSOR_REGS_CFG17_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG17_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG17_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG17_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG17_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG17_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG17_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG17_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG17_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG17_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG17_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG17_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG17_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG17_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG17_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG17_ALT_IN_MASK) >> SENSOR_REGS_CFG17_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG17_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG17_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG17_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG17_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG17_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG17_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG17_OUTSENSE_MASK) >> SENSOR_REGS_CFG17_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG17_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG17_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG17_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG17_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG17_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG17_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG17_OUTTYPE_MASK) >> SENSOR_REGS_CFG17_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG17_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG17_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG17_OUTTYPE_SHIFT))

//====================================================================
//Register: Configuration register (Instance 19 of 19) (cfg18)
/** \brief  (Instance 19 of 19)*/
//====================================================================

#define  SENSOR_REGS_CFG18_RESERVED1_MASK 0xfffff800
#define  SENSOR_REGS_CFG18_RESERVED1_SHIFT 11
#define  SENSOR_REGS_CFG18_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG18_RESERVED1_MASK) >> SENSOR_REGS_CFG18_RESERVED1_SHIFT)
#define  SENSOR_REGS_CFG18_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG18_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG18_RESERVED1_SHIFT))

#define  SENSOR_REGS_CFG18_INTTYPE_MASK 0x700
#define  SENSOR_REGS_CFG18_INTTYPE_SHIFT 8
#define  SENSOR_REGS_CFG18_INTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG18_INTTYPE_MASK) >> SENSOR_REGS_CFG18_INTTYPE_SHIFT)
#define  SENSOR_REGS_CFG18_INTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG18_INTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG18_INTTYPE_SHIFT))

#define  SENSOR_REGS_CFG18_RESERVED2_MASK 0x80
#define  SENSOR_REGS_CFG18_RESERVED2_SHIFT 7
#define  SENSOR_REGS_CFG18_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG18_RESERVED2_MASK) >> SENSOR_REGS_CFG18_RESERVED2_SHIFT)
#define  SENSOR_REGS_CFG18_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG18_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG18_RESERVED2_SHIFT))

#define  SENSOR_REGS_CFG18_TIMEBASE_SEL_MASK 0x70
#define  SENSOR_REGS_CFG18_TIMEBASE_SEL_SHIFT 4
#define  SENSOR_REGS_CFG18_TIMEBASE_SEL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG18_TIMEBASE_SEL_MASK) >> SENSOR_REGS_CFG18_TIMEBASE_SEL_SHIFT)
#define  SENSOR_REGS_CFG18_TIMEBASE_SEL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG18_TIMEBASE_SEL_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG18_TIMEBASE_SEL_SHIFT))

#define  SENSOR_REGS_CFG18_ALT_IN_MASK 0x8
#define  SENSOR_REGS_CFG18_ALT_IN_SHIFT 3
#define  SENSOR_REGS_CFG18_ALT_IN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG18_ALT_IN_MASK) >> SENSOR_REGS_CFG18_ALT_IN_SHIFT)
#define  SENSOR_REGS_CFG18_ALT_IN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG18_ALT_IN_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG18_ALT_IN_SHIFT))

#define  SENSOR_REGS_CFG18_OUTSENSE_MASK 0x4
#define  SENSOR_REGS_CFG18_OUTSENSE_SHIFT 2
#define  SENSOR_REGS_CFG18_OUTSENSE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG18_OUTSENSE_MASK) >> SENSOR_REGS_CFG18_OUTSENSE_SHIFT)
#define  SENSOR_REGS_CFG18_OUTSENSE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG18_OUTSENSE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG18_OUTSENSE_SHIFT))

#define  SENSOR_REGS_CFG18_OUTTYPE_MASK 0x3
#define  SENSOR_REGS_CFG18_OUTTYPE_SHIFT 0
#define  SENSOR_REGS_CFG18_OUTTYPE_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_CFG18_OUTTYPE_MASK) >> SENSOR_REGS_CFG18_OUTTYPE_SHIFT)
#define  SENSOR_REGS_CFG18_OUTTYPE_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_CFG18_OUTTYPE_MASK) | (((uint32_t)val) << SENSOR_REGS_CFG18_OUTTYPE_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 1 of 19) (thresh0)
/** \brief  (Instance 1 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH0_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH0_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH0_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH0_RESERVED1_MASK) >> SENSOR_REGS_THRESH0_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH0_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH0_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH0_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH0_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH0_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH0_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH0_THRESHOLD_MASK) >> SENSOR_REGS_THRESH0_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH0_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH0_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH0_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 2 of 19) (thresh1)
/** \brief  (Instance 2 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH1_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH1_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH1_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH1_RESERVED1_MASK) >> SENSOR_REGS_THRESH1_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH1_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH1_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH1_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH1_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH1_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH1_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH1_THRESHOLD_MASK) >> SENSOR_REGS_THRESH1_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH1_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH1_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH1_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 3 of 19) (thresh2)
/** \brief  (Instance 3 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH2_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH2_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH2_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH2_RESERVED1_MASK) >> SENSOR_REGS_THRESH2_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH2_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH2_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH2_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH2_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH2_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH2_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH2_THRESHOLD_MASK) >> SENSOR_REGS_THRESH2_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH2_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH2_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH2_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 4 of 19) (thresh3)
/** \brief  (Instance 4 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH3_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH3_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH3_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH3_RESERVED1_MASK) >> SENSOR_REGS_THRESH3_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH3_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH3_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH3_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH3_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH3_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH3_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH3_THRESHOLD_MASK) >> SENSOR_REGS_THRESH3_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH3_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH3_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH3_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 5 of 19) (thresh4)
/** \brief  (Instance 5 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH4_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH4_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH4_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH4_RESERVED1_MASK) >> SENSOR_REGS_THRESH4_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH4_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH4_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH4_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH4_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH4_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH4_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH4_THRESHOLD_MASK) >> SENSOR_REGS_THRESH4_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH4_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH4_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH4_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 6 of 19) (thresh5)
/** \brief  (Instance 6 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH5_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH5_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH5_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH5_RESERVED1_MASK) >> SENSOR_REGS_THRESH5_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH5_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH5_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH5_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH5_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH5_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH5_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH5_THRESHOLD_MASK) >> SENSOR_REGS_THRESH5_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH5_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH5_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH5_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 7 of 19) (thresh6)
/** \brief  (Instance 7 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH6_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH6_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH6_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH6_RESERVED1_MASK) >> SENSOR_REGS_THRESH6_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH6_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH6_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH6_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH6_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH6_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH6_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH6_THRESHOLD_MASK) >> SENSOR_REGS_THRESH6_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH6_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH6_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH6_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 8 of 19) (thresh7)
/** \brief  (Instance 8 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH7_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH7_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH7_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH7_RESERVED1_MASK) >> SENSOR_REGS_THRESH7_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH7_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH7_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH7_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH7_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH7_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH7_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH7_THRESHOLD_MASK) >> SENSOR_REGS_THRESH7_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH7_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH7_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH7_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 9 of 19) (thresh8)
/** \brief  (Instance 9 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH8_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH8_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH8_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH8_RESERVED1_MASK) >> SENSOR_REGS_THRESH8_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH8_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH8_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH8_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH8_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH8_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH8_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH8_THRESHOLD_MASK) >> SENSOR_REGS_THRESH8_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH8_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH8_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH8_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 10 of 19) (thresh9)
/** \brief  (Instance 10 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH9_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH9_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH9_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH9_RESERVED1_MASK) >> SENSOR_REGS_THRESH9_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH9_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH9_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH9_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH9_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH9_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH9_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH9_THRESHOLD_MASK) >> SENSOR_REGS_THRESH9_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH9_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH9_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH9_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 11 of 19) (thresh10)
/** \brief  (Instance 11 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH10_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH10_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH10_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH10_RESERVED1_MASK) >> SENSOR_REGS_THRESH10_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH10_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH10_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH10_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH10_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH10_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH10_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH10_THRESHOLD_MASK) >> SENSOR_REGS_THRESH10_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH10_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH10_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH10_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 12 of 19) (thresh11)
/** \brief  (Instance 12 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH11_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH11_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH11_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH11_RESERVED1_MASK) >> SENSOR_REGS_THRESH11_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH11_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH11_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH11_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH11_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH11_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH11_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH11_THRESHOLD_MASK) >> SENSOR_REGS_THRESH11_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH11_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH11_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH11_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 13 of 19) (thresh12)
/** \brief  (Instance 13 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH12_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH12_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH12_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH12_RESERVED1_MASK) >> SENSOR_REGS_THRESH12_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH12_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH12_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH12_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH12_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH12_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH12_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH12_THRESHOLD_MASK) >> SENSOR_REGS_THRESH12_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH12_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH12_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH12_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 14 of 19) (thresh13)
/** \brief  (Instance 14 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH13_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH13_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH13_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH13_RESERVED1_MASK) >> SENSOR_REGS_THRESH13_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH13_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH13_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH13_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH13_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH13_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH13_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH13_THRESHOLD_MASK) >> SENSOR_REGS_THRESH13_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH13_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH13_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH13_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 15 of 19) (thresh14)
/** \brief  (Instance 15 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH14_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH14_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH14_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH14_RESERVED1_MASK) >> SENSOR_REGS_THRESH14_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH14_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH14_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH14_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH14_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH14_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH14_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH14_THRESHOLD_MASK) >> SENSOR_REGS_THRESH14_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH14_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH14_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH14_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 16 of 19) (thresh15)
/** \brief  (Instance 16 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH15_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH15_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH15_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH15_RESERVED1_MASK) >> SENSOR_REGS_THRESH15_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH15_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH15_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH15_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH15_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH15_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH15_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH15_THRESHOLD_MASK) >> SENSOR_REGS_THRESH15_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH15_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH15_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH15_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 17 of 19) (thresh16)
/** \brief  (Instance 17 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH16_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH16_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH16_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH16_RESERVED1_MASK) >> SENSOR_REGS_THRESH16_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH16_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH16_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH16_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH16_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH16_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH16_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH16_THRESHOLD_MASK) >> SENSOR_REGS_THRESH16_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH16_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH16_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH16_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 18 of 19) (thresh17)
/** \brief  (Instance 18 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH17_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH17_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH17_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH17_RESERVED1_MASK) >> SENSOR_REGS_THRESH17_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH17_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH17_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH17_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH17_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH17_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH17_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH17_THRESHOLD_MASK) >> SENSOR_REGS_THRESH17_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH17_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH17_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH17_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Threshold register (Instance 19 of 19) (thresh18)
/** \brief  (Instance 19 of 19)*/
//====================================================================

#define  SENSOR_REGS_THRESH18_RESERVED1_MASK 0xffffff00
#define  SENSOR_REGS_THRESH18_RESERVED1_SHIFT 8
#define  SENSOR_REGS_THRESH18_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH18_RESERVED1_MASK) >> SENSOR_REGS_THRESH18_RESERVED1_SHIFT)
#define  SENSOR_REGS_THRESH18_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH18_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH18_RESERVED1_SHIFT))

#define  SENSOR_REGS_THRESH18_THRESHOLD_MASK 0xff
#define  SENSOR_REGS_THRESH18_THRESHOLD_SHIFT 0
#define  SENSOR_REGS_THRESH18_THRESHOLD_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_THRESH18_THRESHOLD_MASK) >> SENSOR_REGS_THRESH18_THRESHOLD_SHIFT)
#define  SENSOR_REGS_THRESH18_THRESHOLD_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_THRESH18_THRESHOLD_MASK) | (((uint32_t)val) << SENSOR_REGS_THRESH18_THRESHOLD_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 1 of 19) (risew0)
/** \brief  (Instance 1 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW0_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW0_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW0_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW0_RESERVED1_MASK) >> SENSOR_REGS_RISEW0_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW0_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW0_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW0_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW0_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW0_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW0_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW0_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW0_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW0_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW0_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW0_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW0_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW0_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW0_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW0_RESERVED2_MASK) >> SENSOR_REGS_RISEW0_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW0_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW0_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW0_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW0_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW0_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW0_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW0_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW0_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW0_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW0_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW0_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 2 of 19) (risew1)
/** \brief  (Instance 2 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW1_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW1_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW1_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW1_RESERVED1_MASK) >> SENSOR_REGS_RISEW1_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW1_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW1_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW1_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW1_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW1_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW1_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW1_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW1_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW1_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW1_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW1_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW1_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW1_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW1_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW1_RESERVED2_MASK) >> SENSOR_REGS_RISEW1_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW1_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW1_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW1_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW1_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW1_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW1_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW1_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW1_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW1_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW1_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW1_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 3 of 19) (risew2)
/** \brief  (Instance 3 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW2_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW2_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW2_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW2_RESERVED1_MASK) >> SENSOR_REGS_RISEW2_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW2_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW2_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW2_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW2_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW2_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW2_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW2_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW2_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW2_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW2_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW2_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW2_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW2_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW2_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW2_RESERVED2_MASK) >> SENSOR_REGS_RISEW2_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW2_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW2_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW2_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW2_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW2_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW2_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW2_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW2_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW2_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW2_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW2_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 4 of 19) (risew3)
/** \brief  (Instance 4 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW3_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW3_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW3_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW3_RESERVED1_MASK) >> SENSOR_REGS_RISEW3_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW3_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW3_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW3_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW3_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW3_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW3_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW3_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW3_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW3_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW3_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW3_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW3_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW3_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW3_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW3_RESERVED2_MASK) >> SENSOR_REGS_RISEW3_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW3_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW3_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW3_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW3_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW3_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW3_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW3_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW3_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW3_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW3_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW3_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 5 of 19) (risew4)
/** \brief  (Instance 5 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW4_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW4_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW4_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW4_RESERVED1_MASK) >> SENSOR_REGS_RISEW4_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW4_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW4_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW4_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW4_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW4_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW4_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW4_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW4_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW4_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW4_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW4_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW4_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW4_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW4_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW4_RESERVED2_MASK) >> SENSOR_REGS_RISEW4_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW4_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW4_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW4_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW4_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW4_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW4_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW4_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW4_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW4_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW4_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW4_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 6 of 19) (risew5)
/** \brief  (Instance 6 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW5_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW5_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW5_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW5_RESERVED1_MASK) >> SENSOR_REGS_RISEW5_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW5_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW5_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW5_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW5_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW5_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW5_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW5_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW5_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW5_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW5_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW5_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW5_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW5_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW5_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW5_RESERVED2_MASK) >> SENSOR_REGS_RISEW5_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW5_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW5_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW5_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW5_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW5_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW5_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW5_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW5_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW5_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW5_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW5_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 7 of 19) (risew6)
/** \brief  (Instance 7 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW6_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW6_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW6_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW6_RESERVED1_MASK) >> SENSOR_REGS_RISEW6_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW6_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW6_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW6_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW6_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW6_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW6_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW6_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW6_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW6_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW6_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW6_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW6_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW6_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW6_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW6_RESERVED2_MASK) >> SENSOR_REGS_RISEW6_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW6_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW6_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW6_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW6_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW6_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW6_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW6_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW6_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW6_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW6_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW6_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 8 of 19) (risew7)
/** \brief  (Instance 8 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW7_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW7_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW7_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW7_RESERVED1_MASK) >> SENSOR_REGS_RISEW7_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW7_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW7_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW7_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW7_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW7_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW7_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW7_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW7_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW7_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW7_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW7_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW7_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW7_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW7_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW7_RESERVED2_MASK) >> SENSOR_REGS_RISEW7_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW7_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW7_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW7_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW7_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW7_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW7_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW7_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW7_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW7_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW7_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW7_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 9 of 19) (risew8)
/** \brief  (Instance 9 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW8_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW8_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW8_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW8_RESERVED1_MASK) >> SENSOR_REGS_RISEW8_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW8_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW8_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW8_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW8_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW8_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW8_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW8_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW8_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW8_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW8_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW8_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW8_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW8_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW8_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW8_RESERVED2_MASK) >> SENSOR_REGS_RISEW8_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW8_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW8_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW8_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW8_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW8_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW8_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW8_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW8_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW8_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW8_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW8_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 10 of 19) (risew9)
/** \brief  (Instance 10 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW9_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW9_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW9_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW9_RESERVED1_MASK) >> SENSOR_REGS_RISEW9_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW9_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW9_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW9_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW9_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW9_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW9_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW9_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW9_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW9_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW9_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW9_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW9_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW9_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW9_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW9_RESERVED2_MASK) >> SENSOR_REGS_RISEW9_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW9_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW9_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW9_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW9_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW9_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW9_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW9_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW9_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW9_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW9_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW9_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 11 of 19) (risew10)
/** \brief  (Instance 11 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW10_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW10_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW10_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW10_RESERVED1_MASK) >> SENSOR_REGS_RISEW10_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW10_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW10_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW10_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW10_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW10_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW10_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW10_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW10_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW10_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW10_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW10_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW10_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW10_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW10_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW10_RESERVED2_MASK) >> SENSOR_REGS_RISEW10_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW10_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW10_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW10_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW10_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW10_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW10_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW10_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW10_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW10_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW10_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW10_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 12 of 19) (risew11)
/** \brief  (Instance 12 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW11_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW11_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW11_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW11_RESERVED1_MASK) >> SENSOR_REGS_RISEW11_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW11_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW11_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW11_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW11_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW11_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW11_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW11_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW11_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW11_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW11_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW11_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW11_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW11_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW11_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW11_RESERVED2_MASK) >> SENSOR_REGS_RISEW11_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW11_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW11_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW11_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW11_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW11_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW11_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW11_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW11_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW11_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW11_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW11_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 13 of 19) (risew12)
/** \brief  (Instance 13 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW12_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW12_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW12_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW12_RESERVED1_MASK) >> SENSOR_REGS_RISEW12_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW12_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW12_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW12_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW12_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW12_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW12_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW12_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW12_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW12_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW12_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW12_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW12_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW12_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW12_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW12_RESERVED2_MASK) >> SENSOR_REGS_RISEW12_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW12_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW12_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW12_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW12_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW12_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW12_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW12_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW12_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW12_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW12_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW12_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 14 of 19) (risew13)
/** \brief  (Instance 14 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW13_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW13_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW13_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW13_RESERVED1_MASK) >> SENSOR_REGS_RISEW13_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW13_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW13_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW13_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW13_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW13_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW13_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW13_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW13_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW13_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW13_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW13_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW13_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW13_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW13_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW13_RESERVED2_MASK) >> SENSOR_REGS_RISEW13_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW13_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW13_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW13_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW13_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW13_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW13_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW13_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW13_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW13_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW13_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW13_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 15 of 19) (risew14)
/** \brief  (Instance 15 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW14_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW14_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW14_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW14_RESERVED1_MASK) >> SENSOR_REGS_RISEW14_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW14_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW14_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW14_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW14_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW14_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW14_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW14_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW14_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW14_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW14_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW14_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW14_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW14_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW14_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW14_RESERVED2_MASK) >> SENSOR_REGS_RISEW14_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW14_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW14_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW14_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW14_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW14_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW14_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW14_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW14_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW14_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW14_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW14_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 16 of 19) (risew15)
/** \brief  (Instance 16 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW15_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW15_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW15_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW15_RESERVED1_MASK) >> SENSOR_REGS_RISEW15_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW15_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW15_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW15_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW15_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW15_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW15_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW15_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW15_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW15_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW15_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW15_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW15_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW15_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW15_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW15_RESERVED2_MASK) >> SENSOR_REGS_RISEW15_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW15_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW15_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW15_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW15_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW15_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW15_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW15_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW15_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW15_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW15_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW15_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 17 of 19) (risew16)
/** \brief  (Instance 17 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW16_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW16_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW16_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW16_RESERVED1_MASK) >> SENSOR_REGS_RISEW16_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW16_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW16_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW16_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW16_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW16_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW16_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW16_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW16_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW16_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW16_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW16_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW16_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW16_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW16_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW16_RESERVED2_MASK) >> SENSOR_REGS_RISEW16_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW16_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW16_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW16_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW16_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW16_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW16_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW16_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW16_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW16_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW16_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW16_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 18 of 19) (risew17)
/** \brief  (Instance 18 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW17_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW17_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW17_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW17_RESERVED1_MASK) >> SENSOR_REGS_RISEW17_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW17_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW17_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW17_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW17_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW17_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW17_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW17_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW17_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW17_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW17_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW17_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW17_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW17_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW17_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW17_RESERVED2_MASK) >> SENSOR_REGS_RISEW17_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW17_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW17_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW17_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW17_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW17_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW17_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW17_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW17_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW17_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW17_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW17_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Rise Weight register (Instance 19 of 19) (risew18)
/** \brief  (Instance 19 of 19)*/
//====================================================================

#define  SENSOR_REGS_RISEW18_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_RISEW18_RESERVED1_SHIFT 24
#define  SENSOR_REGS_RISEW18_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW18_RESERVED1_MASK) >> SENSOR_REGS_RISEW18_RESERVED1_SHIFT)
#define  SENSOR_REGS_RISEW18_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW18_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW18_RESERVED1_SHIFT))

#define  SENSOR_REGS_RISEW18_RISE_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_RISEW18_RISE_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_RISEW18_RISE_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW18_RISE_LO_WEIGHT_MASK) >> SENSOR_REGS_RISEW18_RISE_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW18_RISE_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW18_RISE_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW18_RISE_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_RISEW18_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_RISEW18_RESERVED2_SHIFT 8
#define  SENSOR_REGS_RISEW18_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW18_RESERVED2_MASK) >> SENSOR_REGS_RISEW18_RESERVED2_SHIFT)
#define  SENSOR_REGS_RISEW18_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW18_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW18_RESERVED2_SHIFT))

#define  SENSOR_REGS_RISEW18_RISE_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_RISEW18_RISE_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_RISEW18_RISE_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_RISEW18_RISE_HI_WEIGHT_MASK) >> SENSOR_REGS_RISEW18_RISE_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_RISEW18_RISE_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_RISEW18_RISE_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_RISEW18_RISE_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 1 of 19) (fallw0)
/** \brief  (Instance 1 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW0_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW0_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW0_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW0_RESERVED1_MASK) >> SENSOR_REGS_FALLW0_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW0_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW0_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW0_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW0_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW0_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW0_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW0_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW0_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW0_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW0_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW0_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW0_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW0_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW0_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW0_RESERVED2_MASK) >> SENSOR_REGS_FALLW0_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW0_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW0_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW0_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW0_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW0_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW0_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW0_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW0_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW0_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW0_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW0_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 2 of 19) (fallw1)
/** \brief  (Instance 2 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW1_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW1_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW1_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW1_RESERVED1_MASK) >> SENSOR_REGS_FALLW1_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW1_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW1_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW1_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW1_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW1_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW1_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW1_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW1_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW1_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW1_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW1_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW1_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW1_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW1_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW1_RESERVED2_MASK) >> SENSOR_REGS_FALLW1_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW1_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW1_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW1_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW1_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW1_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW1_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW1_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW1_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW1_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW1_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW1_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 3 of 19) (fallw2)
/** \brief  (Instance 3 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW2_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW2_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW2_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW2_RESERVED1_MASK) >> SENSOR_REGS_FALLW2_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW2_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW2_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW2_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW2_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW2_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW2_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW2_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW2_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW2_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW2_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW2_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW2_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW2_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW2_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW2_RESERVED2_MASK) >> SENSOR_REGS_FALLW2_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW2_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW2_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW2_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW2_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW2_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW2_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW2_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW2_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW2_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW2_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW2_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 4 of 19) (fallw3)
/** \brief  (Instance 4 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW3_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW3_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW3_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW3_RESERVED1_MASK) >> SENSOR_REGS_FALLW3_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW3_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW3_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW3_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW3_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW3_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW3_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW3_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW3_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW3_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW3_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW3_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW3_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW3_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW3_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW3_RESERVED2_MASK) >> SENSOR_REGS_FALLW3_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW3_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW3_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW3_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW3_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW3_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW3_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW3_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW3_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW3_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW3_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW3_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 5 of 19) (fallw4)
/** \brief  (Instance 5 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW4_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW4_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW4_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW4_RESERVED1_MASK) >> SENSOR_REGS_FALLW4_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW4_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW4_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW4_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW4_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW4_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW4_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW4_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW4_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW4_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW4_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW4_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW4_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW4_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW4_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW4_RESERVED2_MASK) >> SENSOR_REGS_FALLW4_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW4_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW4_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW4_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW4_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW4_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW4_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW4_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW4_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW4_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW4_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW4_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 6 of 19) (fallw5)
/** \brief  (Instance 6 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW5_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW5_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW5_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW5_RESERVED1_MASK) >> SENSOR_REGS_FALLW5_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW5_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW5_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW5_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW5_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW5_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW5_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW5_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW5_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW5_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW5_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW5_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW5_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW5_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW5_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW5_RESERVED2_MASK) >> SENSOR_REGS_FALLW5_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW5_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW5_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW5_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW5_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW5_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW5_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW5_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW5_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW5_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW5_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW5_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 7 of 19) (fallw6)
/** \brief  (Instance 7 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW6_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW6_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW6_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW6_RESERVED1_MASK) >> SENSOR_REGS_FALLW6_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW6_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW6_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW6_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW6_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW6_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW6_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW6_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW6_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW6_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW6_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW6_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW6_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW6_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW6_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW6_RESERVED2_MASK) >> SENSOR_REGS_FALLW6_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW6_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW6_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW6_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW6_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW6_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW6_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW6_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW6_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW6_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW6_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW6_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 8 of 19) (fallw7)
/** \brief  (Instance 8 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW7_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW7_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW7_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW7_RESERVED1_MASK) >> SENSOR_REGS_FALLW7_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW7_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW7_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW7_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW7_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW7_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW7_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW7_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW7_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW7_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW7_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW7_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW7_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW7_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW7_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW7_RESERVED2_MASK) >> SENSOR_REGS_FALLW7_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW7_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW7_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW7_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW7_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW7_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW7_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW7_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW7_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW7_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW7_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW7_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 9 of 19) (fallw8)
/** \brief  (Instance 9 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW8_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW8_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW8_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW8_RESERVED1_MASK) >> SENSOR_REGS_FALLW8_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW8_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW8_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW8_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW8_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW8_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW8_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW8_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW8_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW8_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW8_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW8_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW8_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW8_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW8_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW8_RESERVED2_MASK) >> SENSOR_REGS_FALLW8_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW8_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW8_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW8_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW8_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW8_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW8_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW8_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW8_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW8_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW8_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW8_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 10 of 19) (fallw9)
/** \brief  (Instance 10 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW9_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW9_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW9_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW9_RESERVED1_MASK) >> SENSOR_REGS_FALLW9_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW9_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW9_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW9_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW9_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW9_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW9_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW9_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW9_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW9_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW9_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW9_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW9_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW9_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW9_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW9_RESERVED2_MASK) >> SENSOR_REGS_FALLW9_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW9_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW9_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW9_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW9_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW9_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW9_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW9_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW9_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW9_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW9_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW9_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 11 of 19) (fallw10)
/** \brief  (Instance 11 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW10_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW10_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW10_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW10_RESERVED1_MASK) >> SENSOR_REGS_FALLW10_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW10_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW10_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW10_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW10_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW10_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW10_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW10_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW10_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW10_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW10_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW10_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW10_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW10_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW10_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW10_RESERVED2_MASK) >> SENSOR_REGS_FALLW10_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW10_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW10_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW10_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW10_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW10_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW10_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW10_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW10_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW10_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW10_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW10_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 12 of 19) (fallw11)
/** \brief  (Instance 12 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW11_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW11_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW11_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW11_RESERVED1_MASK) >> SENSOR_REGS_FALLW11_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW11_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW11_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW11_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW11_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW11_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW11_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW11_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW11_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW11_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW11_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW11_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW11_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW11_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW11_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW11_RESERVED2_MASK) >> SENSOR_REGS_FALLW11_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW11_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW11_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW11_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW11_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW11_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW11_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW11_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW11_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW11_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW11_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW11_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 13 of 19) (fallw12)
/** \brief  (Instance 13 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW12_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW12_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW12_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW12_RESERVED1_MASK) >> SENSOR_REGS_FALLW12_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW12_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW12_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW12_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW12_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW12_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW12_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW12_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW12_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW12_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW12_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW12_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW12_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW12_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW12_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW12_RESERVED2_MASK) >> SENSOR_REGS_FALLW12_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW12_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW12_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW12_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW12_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW12_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW12_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW12_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW12_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW12_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW12_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW12_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 14 of 19) (fallw13)
/** \brief  (Instance 14 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW13_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW13_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW13_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW13_RESERVED1_MASK) >> SENSOR_REGS_FALLW13_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW13_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW13_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW13_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW13_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW13_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW13_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW13_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW13_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW13_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW13_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW13_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW13_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW13_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW13_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW13_RESERVED2_MASK) >> SENSOR_REGS_FALLW13_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW13_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW13_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW13_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW13_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW13_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW13_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW13_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW13_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW13_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW13_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW13_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 15 of 19) (fallw14)
/** \brief  (Instance 15 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW14_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW14_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW14_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW14_RESERVED1_MASK) >> SENSOR_REGS_FALLW14_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW14_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW14_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW14_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW14_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW14_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW14_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW14_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW14_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW14_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW14_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW14_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW14_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW14_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW14_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW14_RESERVED2_MASK) >> SENSOR_REGS_FALLW14_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW14_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW14_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW14_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW14_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW14_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW14_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW14_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW14_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW14_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW14_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW14_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 16 of 19) (fallw15)
/** \brief  (Instance 16 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW15_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW15_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW15_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW15_RESERVED1_MASK) >> SENSOR_REGS_FALLW15_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW15_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW15_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW15_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW15_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW15_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW15_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW15_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW15_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW15_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW15_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW15_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW15_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW15_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW15_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW15_RESERVED2_MASK) >> SENSOR_REGS_FALLW15_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW15_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW15_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW15_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW15_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW15_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW15_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW15_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW15_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW15_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW15_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW15_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 17 of 19) (fallw16)
/** \brief  (Instance 17 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW16_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW16_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW16_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW16_RESERVED1_MASK) >> SENSOR_REGS_FALLW16_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW16_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW16_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW16_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW16_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW16_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW16_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW16_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW16_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW16_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW16_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW16_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW16_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW16_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW16_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW16_RESERVED2_MASK) >> SENSOR_REGS_FALLW16_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW16_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW16_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW16_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW16_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW16_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW16_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW16_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW16_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW16_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW16_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW16_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 18 of 19) (fallw17)
/** \brief  (Instance 18 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW17_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW17_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW17_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW17_RESERVED1_MASK) >> SENSOR_REGS_FALLW17_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW17_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW17_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW17_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW17_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW17_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW17_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW17_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW17_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW17_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW17_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW17_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW17_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW17_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW17_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW17_RESERVED2_MASK) >> SENSOR_REGS_FALLW17_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW17_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW17_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW17_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW17_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW17_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW17_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW17_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW17_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW17_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW17_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW17_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Filter Fall Weight register (Instance 19 of 19) (fallw18)
/** \brief  (Instance 19 of 19)*/
//====================================================================

#define  SENSOR_REGS_FALLW18_RESERVED1_MASK 0xff000000
#define  SENSOR_REGS_FALLW18_RESERVED1_SHIFT 24
#define  SENSOR_REGS_FALLW18_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW18_RESERVED1_MASK) >> SENSOR_REGS_FALLW18_RESERVED1_SHIFT)
#define  SENSOR_REGS_FALLW18_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW18_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW18_RESERVED1_SHIFT))

#define  SENSOR_REGS_FALLW18_FALL_LO_WEIGHT_MASK 0xff0000
#define  SENSOR_REGS_FALLW18_FALL_LO_WEIGHT_SHIFT 16
#define  SENSOR_REGS_FALLW18_FALL_LO_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW18_FALL_LO_WEIGHT_MASK) >> SENSOR_REGS_FALLW18_FALL_LO_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW18_FALL_LO_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW18_FALL_LO_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW18_FALL_LO_WEIGHT_SHIFT))

#define  SENSOR_REGS_FALLW18_RESERVED2_MASK 0xff00
#define  SENSOR_REGS_FALLW18_RESERVED2_SHIFT 8
#define  SENSOR_REGS_FALLW18_RESERVED2_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW18_RESERVED2_MASK) >> SENSOR_REGS_FALLW18_RESERVED2_SHIFT)
#define  SENSOR_REGS_FALLW18_RESERVED2_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW18_RESERVED2_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW18_RESERVED2_SHIFT))

#define  SENSOR_REGS_FALLW18_FALL_HI_WEIGHT_MASK 0xff
#define  SENSOR_REGS_FALLW18_FALL_HI_WEIGHT_SHIFT 0
#define  SENSOR_REGS_FALLW18_FALL_HI_WEIGHT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_FALLW18_FALL_HI_WEIGHT_MASK) >> SENSOR_REGS_FALLW18_FALL_HI_WEIGHT_SHIFT)
#define  SENSOR_REGS_FALLW18_FALL_HI_WEIGHT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_FALLW18_FALL_HI_WEIGHT_MASK) | (((uint32_t)val) << SENSOR_REGS_FALLW18_FALL_HI_WEIGHT_SHIFT))

//====================================================================
//Register: Interrupt Enable register (int_en)
//====================================================================

#define  SENSOR_REGS_INT_EN_RESERVED1_MASK 0xfff80000
#define  SENSOR_REGS_INT_EN_RESERVED1_SHIFT 19
#define  SENSOR_REGS_INT_EN_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_INT_EN_RESERVED1_MASK) >> SENSOR_REGS_INT_EN_RESERVED1_SHIFT)
#define  SENSOR_REGS_INT_EN_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_INT_EN_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_INT_EN_RESERVED1_SHIFT))

#define  SENSOR_REGS_INT_EN_EDGE_INT_EN_MASK 0x7ffff
#define  SENSOR_REGS_INT_EN_EDGE_INT_EN_SHIFT 0
#define  SENSOR_REGS_INT_EN_EDGE_INT_EN_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_INT_EN_EDGE_INT_EN_MASK) >> SENSOR_REGS_INT_EN_EDGE_INT_EN_SHIFT)
#define  SENSOR_REGS_INT_EN_EDGE_INT_EN_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_INT_EN_EDGE_INT_EN_MASK) | (((uint32_t)val) << SENSOR_REGS_INT_EN_EDGE_INT_EN_SHIFT))

//====================================================================
//Register: Interrupt Pending register (int_st)
//====================================================================

#define  SENSOR_REGS_INT_ST_RESERVED1_MASK 0xfff80000
#define  SENSOR_REGS_INT_ST_RESERVED1_SHIFT 19
#define  SENSOR_REGS_INT_ST_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_INT_ST_RESERVED1_MASK) >> SENSOR_REGS_INT_ST_RESERVED1_SHIFT)
#define  SENSOR_REGS_INT_ST_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_INT_ST_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_INT_ST_RESERVED1_SHIFT))

#define  SENSOR_REGS_INT_ST_EDGE_INT_ST_MASK 0x7ffff
#define  SENSOR_REGS_INT_ST_EDGE_INT_ST_SHIFT 0
#define  SENSOR_REGS_INT_ST_EDGE_INT_ST_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_INT_ST_EDGE_INT_ST_MASK) >> SENSOR_REGS_INT_ST_EDGE_INT_ST_SHIFT)
#define  SENSOR_REGS_INT_ST_EDGE_INT_ST_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_INT_ST_EDGE_INT_ST_MASK) | (((uint32_t)val) << SENSOR_REGS_INT_ST_EDGE_INT_ST_SHIFT))

//====================================================================
//Register: Interrupt Clear register (int_cl)
//====================================================================

#define  SENSOR_REGS_INT_CL_RESERVED1_MASK 0xfff80000
#define  SENSOR_REGS_INT_CL_RESERVED1_SHIFT 19
#define  SENSOR_REGS_INT_CL_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_INT_CL_RESERVED1_MASK) >> SENSOR_REGS_INT_CL_RESERVED1_SHIFT)
#define  SENSOR_REGS_INT_CL_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_INT_CL_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_INT_CL_RESERVED1_SHIFT))

#define  SENSOR_REGS_INT_CL_EDGE_INT_CL_MASK 0x7ffff
#define  SENSOR_REGS_INT_CL_EDGE_INT_CL_SHIFT 0
#define  SENSOR_REGS_INT_CL_EDGE_INT_CL_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_INT_CL_EDGE_INT_CL_MASK) >> SENSOR_REGS_INT_CL_EDGE_INT_CL_SHIFT)
#define  SENSOR_REGS_INT_CL_EDGE_INT_CL_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_INT_CL_EDGE_INT_CL_MASK) | (((uint32_t)val) << SENSOR_REGS_INT_CL_EDGE_INT_CL_SHIFT))

//====================================================================
//Register: Interrupt Force register (int_fo)
//====================================================================

#define  SENSOR_REGS_INT_FO_RESERVED1_MASK 0xfff80000
#define  SENSOR_REGS_INT_FO_RESERVED1_SHIFT 19
#define  SENSOR_REGS_INT_FO_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_INT_FO_RESERVED1_MASK) >> SENSOR_REGS_INT_FO_RESERVED1_SHIFT)
#define  SENSOR_REGS_INT_FO_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_INT_FO_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_INT_FO_RESERVED1_SHIFT))

#define  SENSOR_REGS_INT_FO_EDGE_INT_FO_MASK 0x7ffff
#define  SENSOR_REGS_INT_FO_EDGE_INT_FO_SHIFT 0
#define  SENSOR_REGS_INT_FO_EDGE_INT_FO_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_INT_FO_EDGE_INT_FO_MASK) >> SENSOR_REGS_INT_FO_EDGE_INT_FO_SHIFT)
#define  SENSOR_REGS_INT_FO_EDGE_INT_FO_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_INT_FO_EDGE_INT_FO_MASK) | (((uint32_t)val) << SENSOR_REGS_INT_FO_EDGE_INT_FO_SHIFT))

//====================================================================
//Register: Sensor Output register (sensor_out)
//====================================================================

#define  SENSOR_REGS_SENSOR_OUT_RESERVED1_MASK 0xfff80000
#define  SENSOR_REGS_SENSOR_OUT_RESERVED1_SHIFT 19
#define  SENSOR_REGS_SENSOR_OUT_RESERVED1_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_SENSOR_OUT_RESERVED1_MASK) >> SENSOR_REGS_SENSOR_OUT_RESERVED1_SHIFT)
#define  SENSOR_REGS_SENSOR_OUT_RESERVED1_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_SENSOR_OUT_RESERVED1_MASK) | (((uint32_t)val) << SENSOR_REGS_SENSOR_OUT_RESERVED1_SHIFT))

#define  SENSOR_REGS_SENSOR_OUT_SENSOR_OUT_MASK 0x7ffff
#define  SENSOR_REGS_SENSOR_OUT_SENSOR_OUT_SHIFT 0
#define  SENSOR_REGS_SENSOR_OUT_SENSOR_OUT_MASK_SHIFT(reg) (((reg) & SENSOR_REGS_SENSOR_OUT_SENSOR_OUT_MASK) >> SENSOR_REGS_SENSOR_OUT_SENSOR_OUT_SHIFT)
#define  SENSOR_REGS_SENSOR_OUT_SENSOR_OUT_REPLACE_VAL(reg,val) (((reg) & ~SENSOR_REGS_SENSOR_OUT_SENSOR_OUT_MASK) | (((uint32_t)val) << SENSOR_REGS_SENSOR_OUT_SENSOR_OUT_SHIFT))

#endif // SENSOR_REGS
