/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [26:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z & in_data[180]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z[1] & celloutsig_1_0z);
  assign celloutsig_1_6z = ~(celloutsig_1_4z[3] & celloutsig_1_2z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z & celloutsig_0_0z[2]);
  assign celloutsig_0_8z = !(in_data[26] ? celloutsig_0_5z : celloutsig_0_0z[5]);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_3z) & (celloutsig_0_2z | in_data[3]));
  assign celloutsig_1_19z = celloutsig_1_14z ^ celloutsig_1_9z;
  assign celloutsig_0_4z = celloutsig_0_1z ^ in_data[14];
  assign celloutsig_0_1z = in_data[83] ^ in_data[17];
  assign celloutsig_1_8z = ~(celloutsig_1_1z ^ celloutsig_1_5z);
  assign celloutsig_1_13z = ~(celloutsig_1_2z ^ celloutsig_1_6z);
  assign celloutsig_0_0z = in_data[92:77] + in_data[69:54];
  reg [10:0] _12_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 11'h000;
    else _12_ <= { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z };
  assign out_data[10:0] = _12_;
  assign celloutsig_1_4z = { in_data[149:147], celloutsig_1_0z } / { 1'h1, celloutsig_1_3z[23:21] };
  assign celloutsig_1_1z = in_data[104:98] === in_data[175:169];
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_13z } === { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_1_10z = in_data[142:133] >= celloutsig_1_3z[21:12];
  assign celloutsig_1_14z = { celloutsig_1_3z[6:5], celloutsig_1_12z, celloutsig_1_8z } >= celloutsig_1_4z;
  assign celloutsig_1_0z = in_data[120:116] && in_data[172:168];
  assign celloutsig_0_2z = | in_data[91:80];
  assign celloutsig_1_18z = | { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, in_data[136:135] };
  assign celloutsig_0_6z = | { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, in_data[55] };
  assign celloutsig_0_9z = | celloutsig_0_0z[7:4];
  assign celloutsig_0_12z = | { celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_9z = | { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, in_data[136:135] };
  assign celloutsig_1_12z = | celloutsig_1_3z[15:12];
  assign celloutsig_0_10z = { celloutsig_0_0z[4:0], celloutsig_0_5z } << { in_data[50:46], celloutsig_0_6z };
  assign celloutsig_1_3z = { in_data[124:101], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } << { in_data[167:142], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z[4:0], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z } <<< { celloutsig_1_3z[25:22], celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_3z[8], celloutsig_1_8z, celloutsig_1_6z } <<< { celloutsig_1_4z[2:1], celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z };
endmodule
