verilog xil_defaultlib --include "../../../../fontys-pong_Artix7.gen/sources_1/bd/blockdesign/ipshared/30ef" \
"../../../bd/blockdesign/ip/blockdesign_util_vector_logic_0_1/sim/blockdesign_util_vector_logic_0_1.v" \
"../../../bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0_clk_wiz.v" \
"../../../bd/blockdesign/ip/blockdesign_clk_wiz_0/blockdesign_clk_wiz_0.v" \
"../../../bd/blockdesign/ip/blockdesign_xlconstant_0_0/sim/blockdesign_xlconstant_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_xlconstant_0_1/sim/blockdesign_xlconstant_0_1.v" \
"../../../bd/blockdesign/ip/blockdesign_xlconstant_0_2/sim/blockdesign_xlconstant_0_2.v" \
"../../../bd/blockdesign/ip/blockdesign_xlconstant_0_3/sim/blockdesign_xlconstant_0_3.v" \
"../../../bd/blockdesign/ip/blockdesign_xlconstant_0_4/sim/blockdesign_xlconstant_0_4.v" \
"../../../bd/blockdesign/ip/blockdesign_xlconstant_0_5/sim/blockdesign_xlconstant_0_5.v" \
"../../../bd/blockdesign/ip/blockdesign_xlconstant_0_6/sim/blockdesign_xlconstant_0_6.v" \
"../../../bd/blockdesign/ip/blockdesign_controller_interconn_0_0/sim/blockdesign_controller_interconn_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_controller_ultrasonic_0_0/sim/blockdesign_controller_ultrasonic_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_controller_ultrasonic_1_0/sim/blockdesign_controller_ultrasonic_1_0.v" \
"../../../bd/blockdesign/ip/blockdesign_controller_buttons_0_0/sim/blockdesign_controller_buttons_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_controller_buttons_1_0/sim/blockdesign_controller_buttons_1_0.v" \
"../../../bd/blockdesign/ip/blockdesign_clk_divider_1_0/sim/blockdesign_clk_divider_1_0.v" \
"../../../bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/blockdesign/ip/blockdesign_clk_wiz_0_0/blockdesign_clk_wiz_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_xlconstant_0_7/sim/blockdesign_xlconstant_0_7.v" \
"../../../bd/blockdesign/ip/blockdesign_xlconstant_0_8/sim/blockdesign_xlconstant_0_8.v" \
"../../../bd/blockdesign/ip/blockdesign_util_vector_logic_1_2/sim/blockdesign_util_vector_logic_1_2.v" \
"../../../bd/blockdesign/ip/blockdesign_score_counter_0_0/sim/blockdesign_score_counter_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_collision_detection_0_0/sim/blockdesign_collision_detection_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_position_ball_0_1/sim/blockdesign_position_ball_0_1.v" \
"../../../bd/blockdesign/ip/blockdesign_clk_divider_0_0/sim/blockdesign_clk_divider_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_paint_rectangle_0_0/sim/blockdesign_paint_rectangle_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_paint_rectangle_1_0/sim/blockdesign_paint_rectangle_1_0.v" \
"../../../bd/blockdesign/ip/blockdesign_paint_rectangle_2_0/sim/blockdesign_paint_rectangle_2_0.v" \
"../../../bd/blockdesign/ip/blockdesign_pixel_counter_0_0/sim/blockdesign_pixel_counter_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_color_generator_0_0/sim/blockdesign_color_generator_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_video_buffer_0_0/sim/blockdesign_video_buffer_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_position_paddles_0_0/sim/blockdesign_position_paddles_0_0.v" \
"../../../bd/blockdesign/ip/blockdesign_paint_centerline_0_0/sim/blockdesign_paint_centerline_0_0.v" \
"../../../bd/blockdesign/sim/blockdesign.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
