// Seed: 1865124794
module module_0 ();
  assign id_1 = id_1;
  reg id_3;
  always @(1, posedge 1'd0) begin : LABEL_0
    id_2 <= 1;
    id_3 <= 1'd0 * id_1++ - id_1;
  end
  wire id_4;
  always @* id_2 <= id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1
);
  wor  id_3 = 1;
  wire id_4;
  module_0 modCall_1 ();
  always_ff @(posedge 1);
  wire id_5;
endmodule
module module_2;
  assign module_0.type_5 = 0;
endmodule
