// Seed: 2245291881
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    output tri id_4,
    input supply0 id_5,
    input wor id_6,
    input wand id_7,
    output supply0 id_8
);
  assign id_4 = 1'h0 - 1 || 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri id_1,
    input wand id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    output tri0 id_6
    , id_19,
    input tri id_7,
    output tri0 id_8,
    input wand id_9,
    input tri1 id_10,
    output wand id_11,
    output tri0 id_12,
    input tri0 id_13,
    output supply0 id_14,
    output tri1 id_15,
    output wor id_16,
    input tri id_17
);
  always @(1'b0 or 1'h0) begin : LABEL_0
    assert (id_17);
  end
  module_0 modCall_1 (
      id_4,
      id_10,
      id_7,
      id_5,
      id_1,
      id_3,
      id_4,
      id_9,
      id_15
  );
  wire id_20;
  wire id_21;
endmodule
