// Seed: 3442973256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_13 = 32'd6,
    parameter id_2  = 32'd60
) (
    id_1[1 : id_13],
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17[id_2 :-1],
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  output logic [7:0] id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire _id_13;
  output wire id_12;
  module_0 modCall_1 (
      id_19,
      id_5,
      id_3,
      id_5,
      id_9,
      id_5
  );
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output tri id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire _id_2;
  inout logic [7:0] id_1;
  union {id_20 id_21;} id_22;
  wire id_23;
  assign id_6 = -1;
endmodule
