
*** Running vivado
    with args -log design_1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 293.227 ; gain = 82.547
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (9#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex4/Ex4.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 491.539 ; gain = 280.859
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 491.539 ; gain = 280.859
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 560.035 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:28 . Memory (MB): peak = 560.035 ; gain = 349.355
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:28 . Memory (MB): peak = 560.035 ; gain = 349.355
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:28 . Memory (MB): peak = 560.035 ; gain = 349.355
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:28 . Memory (MB): peak = 560.035 ; gain = 349.355
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:29 . Memory (MB): peak = 560.035 ; gain = 349.355
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:39 . Memory (MB): peak = 579.914 ; gain = 369.234
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:39 . Memory (MB): peak = 579.914 ; gain = 369.234
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:39 . Memory (MB): peak = 589.555 ; gain = 378.875
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:39 . Memory (MB): peak = 589.555 ; gain = 378.875
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:39 . Memory (MB): peak = 589.555 ; gain = 378.875
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:39 . Memory (MB): peak = 589.555 ; gain = 378.875
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:39 . Memory (MB): peak = 589.555 ; gain = 378.875
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:39 . Memory (MB): peak = 589.555 ; gain = 378.875
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:39 . Memory (MB): peak = 589.555 ; gain = 378.875

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:39 . Memory (MB): peak = 589.555 ; gain = 378.875
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:31 . Memory (MB): peak = 621.254 ; gain = 406.988
