F:/Verilog_file/homework2/HW2_1P/hw2_1p.sv {1 {vlog -work work -vopt -sv -stats=none F:/Verilog_file/homework2/HW2_1P/hw2_1p.sv
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
-- Compiling module divider
-- Compiling module divider_tb

Top level modules:
	divider_tb

} {} {}}
