INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/clockdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/PCSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/DataSelector5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/DataSelector32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelector32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/BitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/buttonRevise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buttonRevise
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.srcs/sim_1/new/main_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marse/Documents/digit/single_cpu/single_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
