

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Fri Oct 16 09:49:57 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FIRs
* Solution:       original (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 1.50 ns | 0.996 ns |   0.41 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19| 28.500 ns | 28.500 ns |   20|   20|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+
        |                    |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_standard_fu_57  |standard  |        7|        7| 10.500 ns | 10.500 ns |    1|    1| function |
        +--------------------+----------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP    |       17|       17|         9|          1|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       35|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     3|      392|      303|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       84|    -|
|Register             |        -|     -|       86|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      478|      454|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+-----+-----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U     |control_s_axi  |        0|   0|   36|   40|    0|
    |grp_standard_fu_57  |standard       |        0|   3|  356|  263|    0|
    +--------------------+---------------+---------+----+-----+-----+-----+
    |Total               |               |        0|   3|  392|  303|    0|
    +--------------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_71_p2                       |     +    |   0|  0|  12|           4|           1|
    |ap_block_state10_pp0_stage0_iter8  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |   0|  0|   2|           1|           1|
    |grp_standard_fu_57_dst_V_TREADY    |    and   |   0|  0|   2|           1|           1|
    |icmp_ln26_fu_65_p2                 |   icmp   |   0|  0|   9|           4|           4|
    |ap_block_pp0_stage0_11001          |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  35|          16|          13|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8    |   9|          2|    1|          2|
    |dst_V_TDATA_blk_n          |   9|          2|    1|          2|
    |i_reg_46                   |   9|          2|    4|          8|
    |src_V_TDATA_blk_n          |   9|          2|    1|          2|
    |src_V_TREADY_int_regslice  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  84|         18|   11|         24|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |ap_rst_n_inv                     |   1|   0|    1|          0|
    |ap_rst_reg_1                     |   1|   0|    1|          0|
    |ap_rst_reg_2                     |   1|   0|    1|          0|
    |grp_standard_fu_57_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_46                         |   4|   0|    4|          0|
    |icmp_ln26_reg_77                 |   1|   0|    1|          0|
    |icmp_ln26_reg_77                 |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  86|  32|   23|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|     s_axi     |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_WREADY   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|     s_axi     |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|     s_axi     |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|     s_axi     |    control   |  return void |
|s_axi_control_RVALID   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_RDATA    | out |   32|     s_axi     |    control   |  return void |
|s_axi_control_RRESP    | out |    2|     s_axi     |    control   |  return void |
|s_axi_control_BVALID   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_BRESP    | out |    2|     s_axi     |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_chain |      top     | return value |
|ap_rst_n               |  in |    1| ap_ctrl_chain |      top     | return value |
|interrupt              | out |    1| ap_ctrl_chain |      top     | return value |
|src_V_TDATA            |  in |   16|      axis     |     src_V    |    pointer   |
|src_V_TVALID           |  in |    1|      axis     |     src_V    |    pointer   |
|src_V_TREADY           | out |    1|      axis     |     src_V    |    pointer   |
|dst_V_TDATA            | out |   64|      axis     |     dst_V    |    pointer   |
|dst_V_TVALID           | out |    1|      axis     |     dst_V    |    pointer   |
|dst_V_TREADY           |  in |    1|      axis     |     dst_V    |    pointer   |
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_6, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %src_V, void @empty_0, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %src_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_V, void @empty_0, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %dst_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_3, i32, i32, void @empty_2, i32, i32, void @empty_4, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "%br_ln26 = br void" [../srcs/FIRs.cpp:26]   --->   Operation 19 'br' 'br_ln26' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i4, void, i4 %i_1, void %.split"   --->   Operation 20 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.65ns)   --->   "%icmp_ln26 = icmp_eq  i4 %i, i4" [../srcs/FIRs.cpp:26]   --->   Operation 21 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.70ns)   --->   "%i_1 = add i4 %i, i4" [../srcs/FIRs.cpp:26]   --->   Operation 23 'add' 'i_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split, void" [../srcs/FIRs.cpp:26]   --->   Operation 24 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 25 [8/8] (0.53ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 25 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 26 [7/8] (0.99ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 26 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 27 [6/8] (0.99ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 27 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 28 [5/8] (0.99ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 28 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 29 [4/8] (0.99ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 29 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.99>
ST_8 : Operation 30 [3/8] (0.99ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 30 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 31 [2/8] (0.99ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 31 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.69>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2" [../srcs/FIRs.cpp:26]   --->   Operation 32 'specpipeline' 'specpipeline_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../srcs/FIRs.cpp:26]   --->   Operation 33 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 34 [1/8] (0.69ns)   --->   "%call_ln29 = call void @standard, i16 %src_V, i64 %dst_V" [../srcs/FIRs.cpp:29]   --->   Operation 34 'call' 'call_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [../srcs/FIRs.cpp:31]   --->   Operation 36 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ src_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000]
br_ln26           (br               ) [ 011111111110]
i                 (phi              ) [ 001000000000]
icmp_ln26         (icmp             ) [ 001111111110]
empty             (speclooptripcount) [ 000000000000]
i_1               (add              ) [ 011111111110]
br_ln26           (br               ) [ 000000000000]
specpipeline_ln26 (specpipeline     ) [ 000000000000]
specloopname_ln26 (specloopname     ) [ 000000000000]
call_ln29         (call             ) [ 000000000000]
br_ln0            (br               ) [ 011111111110]
ret_ln31          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="standard"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1005" name="i_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="1"/>
<pin id="48" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_phi_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="1"/>
<pin id="52" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_standard_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="0" slack="0"/>
<pin id="59" dir="0" index="1" bw="16" slack="0"/>
<pin id="60" dir="0" index="2" bw="64" slack="0"/>
<pin id="61" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="icmp_ln26_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="4" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_1_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="icmp_ln26_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="81" class="1005" name="i_1_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="28" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="69"><net_src comp="50" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="50" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="65" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="71" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="50" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V | {10 }
 - Input state : 
	Port: top : src_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln26 : 1
		i_1 : 1
		br_ln26 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|---------|
|   call   | grp_standard_fu_57 |    3    |  3.015  |   323   |   244   |
|----------|--------------------|---------|---------|---------|---------|
|    add   |      i_1_fu_71     |    0    |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|---------|
|   icmp   |   icmp_ln26_fu_65  |    0    |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|---------|
|   Total  |                    |    3    |  3.015  |   323   |   265   |
|----------|--------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   i_1_reg_81   |    4   |
|    i_reg_46    |    4   |
|icmp_ln26_reg_77|    1   |
+----------------+--------+
|      Total     |    9   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    3   |   323  |   265  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    9   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   332  |   265  |
+-----------+--------+--------+--------+--------+
