// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "12/17/2018 15:45:34"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    calcutator
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module calcutator_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clock;
reg [3:1] key;
reg resetn;
reg [9:0] sw;
// wires                                               
wire [6:0] hex0;
wire [6:0] hex1;
wire [6:0] hex2;
wire [6:0] hex3;
wire [6:0] hex4;
wire [6:0] hex5;
wire [9:0] led;

// assign statements (if any)                          
calcutator i1 (
// port map - connection between master ports and signals/registers   
	.clock(clock),
	.hex0(hex0),
	.hex1(hex1),
	.hex2(hex2),
	.hex3(hex3),
	.hex4(hex4),
	.hex5(hex5),
	.key(key),
	.led(led),
	.resetn(resetn),
	.sw(sw)
);
initial 
begin 
#2000000 $finish;
end 

// resetn
initial
begin
	resetn = 1'b0;
	resetn = #5000 1'b1;
end 

// clock
initial
begin
	clock = 1'b0;
	clock = #10000 1'b1;
	# 10000;
	repeat(98)
	begin
		clock = 1'b0;
		clock = #10000 1'b1;
		# 10000;
	end
	clock = 1'b0;
end 
initial 
begin 
#2000000 $finish;
end 
endmodule

