{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677601507086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677601507087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 10:25:06 2023 " "Processing started: Tue Feb 28 10:25:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677601507087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677601507087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_2_Sumador -c Lab_2_Sumador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_2_Sumador -c Lab_2_Sumador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677601507087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677601507934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677601507934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit4_sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit4_sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit4_sumador-bit4_sumador_logica " "Found design unit 1: bit4_sumador-bit4_sumador_logica" {  } { { "bit4_sumador.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/bit4_sumador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677601520951 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit4_sumador " "Found entity 1: bit4_sumador" {  } { { "bit4_sumador.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/bit4_sumador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677601520951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677601520951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medio_sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file medio_sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medio_sumador-medio_sumador_logica " "Found design unit 1: medio_sumador-medio_sumador_logica" {  } { { "medio_sumador.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/medio_sumador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677601520954 ""} { "Info" "ISGN_ENTITY_NAME" "1 medio_sumador " "Found entity 1: medio_sumador" {  } { { "medio_sumador.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/medio_sumador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677601520954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677601520954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "completo_sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file completo_sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 completo_sumador-completo_sumador_logica " "Found design unit 1: completo_sumador-completo_sumador_logica" {  } { { "completo_sumador.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/completo_sumador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677601520957 ""} { "Info" "ISGN_ENTITY_NAME" "1 completo_sumador " "Found entity 1: completo_sumador" {  } { { "completo_sumador.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/completo_sumador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677601520957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677601520957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medio_sumador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file medio_sumador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medio_sumador_tb-test " "Found design unit 1: medio_sumador_tb-test" {  } { { "medio_sumador_tb.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/medio_sumador_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677601520960 ""} { "Info" "ISGN_ENTITY_NAME" "1 medio_sumador_tb " "Found entity 1: medio_sumador_tb" {  } { { "medio_sumador_tb.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/medio_sumador_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677601520960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677601520960 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "x bit4_sumador.vhd(17) " "VHDL error at bit4_sumador.vhd(17): formal port or parameter \"x\" must have actual or default value" {  } { { "bit4_sumador.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/bit4_sumador.vhd" 17 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1677601520961 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "x completo_sumador.vhd(6) " "HDL error at completo_sumador.vhd(6): see declaration for object \"x\"" {  } { { "completo_sumador.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/completo_sumador.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677601520961 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "y bit4_sumador.vhd(17) " "VHDL error at bit4_sumador.vhd(17): formal port or parameter \"y\" must have actual or default value" {  } { { "bit4_sumador.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/bit4_sumador.vhd" 17 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1677601520961 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "y completo_sumador.vhd(6) " "HDL error at completo_sumador.vhd(6): see declaration for object \"y\"" {  } { { "completo_sumador.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/completo_sumador.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677601520961 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "z bit4_sumador.vhd(17) " "VHDL error at bit4_sumador.vhd(17): formal port or parameter \"z\" must have actual or default value" {  } { { "bit4_sumador.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/bit4_sumador.vhd" 17 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1677601520961 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "z completo_sumador.vhd(6) " "HDL error at completo_sumador.vhd(6): see declaration for object \"z\"" {  } { { "completo_sumador.vhd" "" { Text "D:/Documentos/TEC/2023/I Semestre/Taller de Diseno Digital/Laboratorio 2/dmejias08_digital_design_lab_2023/Laboratorio_2/Parte_2/completo_sumador.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677601520961 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677601521133 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 28 10:25:21 2023 " "Processing ended: Tue Feb 28 10:25:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677601521133 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677601521133 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677601521133 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677601521133 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677601521849 ""}
