// Seed: 545165307
module module_0;
  reg id_1, id_3, id_4;
  reg id_5, id_6 = 1, id_7, id_8;
  final
    if (id_6) #1 $display(1'b0);
    else id_3 <= id_2;
  id_9(
      1, id_7, id_7, id_2, 1'b0
  );
endmodule
module module_1 (
    output tri0 id_0
);
  always $display(id_2 || id_2);
  wire id_3, id_4, id_5;
  assign id_0 = 1;
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
endmodule
