
GPIO_REGISTRADORES_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000014e8  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004014e8  004014e8  000094e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000448  20000000  004014f0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000094  20000448  00401938  00010448  2**2
                  ALLOC
  4 .stack        00003004  200004dc  004019cc  00010448  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00010448  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010472  2**0
                  CONTENTS, READONLY
  7 .debug_info   00004f99  00000000  00000000  000104cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000c96  00000000  00000000  00015466  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000030c0  00000000  00000000  000160fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000588  00000000  00000000  000191bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000004f8  00000000  00000000  00019744  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011381  00000000  00000000  00019c3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000066ad  00000000  00000000  0002afbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00050a55  00000000  00000000  0003166a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000186c  00000000  00000000  000820c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200034e0 	.word	0x200034e0
  400004:	00400815 	.word	0x00400815
  400008:	004008dd 	.word	0x004008dd
  40000c:	004008dd 	.word	0x004008dd
  400010:	004008dd 	.word	0x004008dd
  400014:	004008dd 	.word	0x004008dd
  400018:	004008dd 	.word	0x004008dd
	...
  40002c:	004008dd 	.word	0x004008dd
  400030:	004008dd 	.word	0x004008dd
  400034:	00000000 	.word	0x00000000
  400038:	004008dd 	.word	0x004008dd
  40003c:	004008dd 	.word	0x004008dd
  400040:	004008dd 	.word	0x004008dd
  400044:	004008dd 	.word	0x004008dd
  400048:	004008dd 	.word	0x004008dd
  40004c:	004008dd 	.word	0x004008dd
  400050:	004008dd 	.word	0x004008dd
  400054:	004008dd 	.word	0x004008dd
  400058:	004008dd 	.word	0x004008dd
  40005c:	004008dd 	.word	0x004008dd
  400060:	004008dd 	.word	0x004008dd
  400064:	004008dd 	.word	0x004008dd
  400068:	00000000 	.word	0x00000000
  40006c:	00400571 	.word	0x00400571
  400070:	00400589 	.word	0x00400589
  400074:	004005a1 	.word	0x004005a1
  400078:	004008dd 	.word	0x004008dd
  40007c:	004008dd 	.word	0x004008dd
	...
  400088:	004008dd 	.word	0x004008dd
  40008c:	004008dd 	.word	0x004008dd
  400090:	004008dd 	.word	0x004008dd
  400094:	004008dd 	.word	0x004008dd
  400098:	004008dd 	.word	0x004008dd
  40009c:	004008dd 	.word	0x004008dd
  4000a0:	004008dd 	.word	0x004008dd
  4000a4:	004008dd 	.word	0x004008dd
  4000a8:	004008dd 	.word	0x004008dd
  4000ac:	004008dd 	.word	0x004008dd
  4000b0:	004008dd 	.word	0x004008dd
  4000b4:	004008dd 	.word	0x004008dd
  4000b8:	004008dd 	.word	0x004008dd
  4000bc:	004008dd 	.word	0x004008dd
  4000c0:	004008dd 	.word	0x004008dd
  4000c4:	004008dd 	.word	0x004008dd
  4000c8:	004008dd 	.word	0x004008dd

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000448 	.word	0x20000448
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004014f0 	.word	0x004014f0

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004014f0 	.word	0x004014f0
  40011c:	2000044c 	.word	0x2000044c
  400120:	004014f0 	.word	0x004014f0
  400124:	00000000 	.word	0x00000000

00400128 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400128:	b580      	push	{r7, lr}
  40012a:	b082      	sub	sp, #8
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	2b07      	cmp	r3, #7
  400134:	d830      	bhi.n	400198 <osc_enable+0x70>
  400136:	a201      	add	r2, pc, #4	; (adr r2, 40013c <osc_enable+0x14>)
  400138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40013c:	00400199 	.word	0x00400199
  400140:	0040015d 	.word	0x0040015d
  400144:	00400165 	.word	0x00400165
  400148:	0040016d 	.word	0x0040016d
  40014c:	00400175 	.word	0x00400175
  400150:	0040017d 	.word	0x0040017d
  400154:	00400185 	.word	0x00400185
  400158:	0040018f 	.word	0x0040018f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40015c:	2000      	movs	r0, #0
  40015e:	4b10      	ldr	r3, [pc, #64]	; (4001a0 <osc_enable+0x78>)
  400160:	4798      	blx	r3
		break;
  400162:	e019      	b.n	400198 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400164:	2001      	movs	r0, #1
  400166:	4b0e      	ldr	r3, [pc, #56]	; (4001a0 <osc_enable+0x78>)
  400168:	4798      	blx	r3
		break;
  40016a:	e015      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40016c:	2000      	movs	r0, #0
  40016e:	4b0d      	ldr	r3, [pc, #52]	; (4001a4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e011      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400174:	2010      	movs	r0, #16
  400176:	4b0b      	ldr	r3, [pc, #44]	; (4001a4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e00d      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40017c:	2020      	movs	r0, #32
  40017e:	4b09      	ldr	r3, [pc, #36]	; (4001a4 <osc_enable+0x7c>)
  400180:	4798      	blx	r3
		break;
  400182:	e009      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400184:	2000      	movs	r0, #0
  400186:	213e      	movs	r1, #62	; 0x3e
  400188:	4b07      	ldr	r3, [pc, #28]	; (4001a8 <osc_enable+0x80>)
  40018a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40018c:	e004      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40018e:	2001      	movs	r0, #1
  400190:	213e      	movs	r1, #62	; 0x3e
  400192:	4b05      	ldr	r3, [pc, #20]	; (4001a8 <osc_enable+0x80>)
  400194:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400196:	bf00      	nop
	}
}
  400198:	3708      	adds	r7, #8
  40019a:	46bd      	mov	sp, r7
  40019c:	bd80      	pop	{r7, pc}
  40019e:	bf00      	nop
  4001a0:	0040063d 	.word	0x0040063d
  4001a4:	004006a9 	.word	0x004006a9
  4001a8:	00400719 	.word	0x00400719

004001ac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d826      	bhi.n	400208 <osc_is_ready+0x5c>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_is_ready+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e5 	.word	0x004001e5
  4001c8:	004001e5 	.word	0x004001e5
  4001cc:	004001f7 	.word	0x004001f7
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001f7 	.word	0x004001f7
  4001d8:	004001f7 	.word	0x004001f7
  4001dc:	004001f7 	.word	0x004001f7
	case OSC_SLCK_32K_RC:
		return 1;
  4001e0:	2301      	movs	r3, #1
  4001e2:	e012      	b.n	40020a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001e4:	4b0b      	ldr	r3, [pc, #44]	; (400214 <osc_is_ready+0x68>)
  4001e6:	4798      	blx	r3
  4001e8:	4603      	mov	r3, r0
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	bf14      	ite	ne
  4001ee:	2301      	movne	r3, #1
  4001f0:	2300      	moveq	r3, #0
  4001f2:	b2db      	uxtb	r3, r3
  4001f4:	e009      	b.n	40020a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_is_ready+0x6c>)
  4001f8:	4798      	blx	r3
  4001fa:	4603      	mov	r3, r0
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	bf14      	ite	ne
  400200:	2301      	movne	r3, #1
  400202:	2300      	moveq	r3, #0
  400204:	b2db      	uxtb	r3, r3
  400206:	e000      	b.n	40020a <osc_is_ready+0x5e>
	}

	return 0;
  400208:	2300      	movs	r3, #0
}
  40020a:	4618      	mov	r0, r3
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00400675 	.word	0x00400675
  400218:	00400791 	.word	0x00400791

0040021c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40021c:	b480      	push	{r7}
  40021e:	b083      	sub	sp, #12
  400220:	af00      	add	r7, sp, #0
  400222:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	2b07      	cmp	r3, #7
  400228:	d825      	bhi.n	400276 <osc_get_rate+0x5a>
  40022a:	a201      	add	r2, pc, #4	; (adr r2, 400230 <osc_get_rate+0x14>)
  40022c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400230:	00400251 	.word	0x00400251
  400234:	00400257 	.word	0x00400257
  400238:	0040025d 	.word	0x0040025d
  40023c:	00400263 	.word	0x00400263
  400240:	00400267 	.word	0x00400267
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026f 	.word	0x0040026f
  40024c:	00400273 	.word	0x00400273
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400250:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400254:	e010      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40025a:	e00d      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40025c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400260:	e00a      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400262:	4b08      	ldr	r3, [pc, #32]	; (400284 <osc_get_rate+0x68>)
  400264:	e008      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400266:	4b08      	ldr	r3, [pc, #32]	; (400288 <osc_get_rate+0x6c>)
  400268:	e006      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_get_rate+0x70>)
  40026c:	e004      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40026e:	4b07      	ldr	r3, [pc, #28]	; (40028c <osc_get_rate+0x70>)
  400270:	e002      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400272:	4b06      	ldr	r3, [pc, #24]	; (40028c <osc_get_rate+0x70>)
  400274:	e000      	b.n	400278 <osc_get_rate+0x5c>
	}

	return 0;
  400276:	2300      	movs	r3, #0
}
  400278:	4618      	mov	r0, r3
  40027a:	370c      	adds	r7, #12
  40027c:	46bd      	mov	sp, r7
  40027e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400282:	4770      	bx	lr
  400284:	003d0900 	.word	0x003d0900
  400288:	007a1200 	.word	0x007a1200
  40028c:	00b71b00 	.word	0x00b71b00

00400290 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400290:	b580      	push	{r7, lr}
  400292:	b082      	sub	sp, #8
  400294:	af00      	add	r7, sp, #0
  400296:	4603      	mov	r3, r0
  400298:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40029a:	bf00      	nop
  40029c:	79fb      	ldrb	r3, [r7, #7]
  40029e:	4618      	mov	r0, r3
  4002a0:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <osc_wait_ready+0x28>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	f083 0301 	eor.w	r3, r3, #1
  4002aa:	b2db      	uxtb	r3, r3
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d1f5      	bne.n	40029c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002b0:	3708      	adds	r7, #8
  4002b2:	46bd      	mov	sp, r7
  4002b4:	bd80      	pop	{r7, pc}
  4002b6:	bf00      	nop
  4002b8:	004001ad 	.word	0x004001ad

004002bc <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002bc:	b580      	push	{r7, lr}
  4002be:	b086      	sub	sp, #24
  4002c0:	af00      	add	r7, sp, #0
  4002c2:	60f8      	str	r0, [r7, #12]
  4002c4:	607a      	str	r2, [r7, #4]
  4002c6:	603b      	str	r3, [r7, #0]
  4002c8:	460b      	mov	r3, r1
  4002ca:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002cc:	7afb      	ldrb	r3, [r7, #11]
  4002ce:	4618      	mov	r0, r3
  4002d0:	4b0d      	ldr	r3, [pc, #52]	; (400308 <pll_config_init+0x4c>)
  4002d2:	4798      	blx	r3
  4002d4:	4602      	mov	r2, r0
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4002dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002de:	697b      	ldr	r3, [r7, #20]
  4002e0:	683a      	ldr	r2, [r7, #0]
  4002e2:	fb02 f303 	mul.w	r3, r2, r3
  4002e6:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002e8:	683b      	ldr	r3, [r7, #0]
  4002ea:	3b01      	subs	r3, #1
  4002ec:	041a      	lsls	r2, r3, #16
  4002ee:	4b07      	ldr	r3, [pc, #28]	; (40030c <pll_config_init+0x50>)
  4002f0:	4013      	ands	r3, r2
  4002f2:	687a      	ldr	r2, [r7, #4]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	4313      	orrs	r3, r2
  4002f8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4002fc:	68fb      	ldr	r3, [r7, #12]
  4002fe:	601a      	str	r2, [r3, #0]
}
  400300:	3718      	adds	r7, #24
  400302:	46bd      	mov	sp, r7
  400304:	bd80      	pop	{r7, pc}
  400306:	bf00      	nop
  400308:	0040021d 	.word	0x0040021d
  40030c:	07ff0000 	.word	0x07ff0000

00400310 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400310:	b580      	push	{r7, lr}
  400312:	b082      	sub	sp, #8
  400314:	af00      	add	r7, sp, #0
  400316:	6078      	str	r0, [r7, #4]
  400318:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40031a:	683b      	ldr	r3, [r7, #0]
  40031c:	2b00      	cmp	r3, #0
  40031e:	d108      	bne.n	400332 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400320:	4b08      	ldr	r3, [pc, #32]	; (400344 <pll_enable+0x34>)
  400322:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400324:	4a08      	ldr	r2, [pc, #32]	; (400348 <pll_enable+0x38>)
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	681b      	ldr	r3, [r3, #0]
  40032a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40032e:	6293      	str	r3, [r2, #40]	; 0x28
  400330:	e005      	b.n	40033e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400332:	4b06      	ldr	r3, [pc, #24]	; (40034c <pll_enable+0x3c>)
  400334:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400336:	4a04      	ldr	r2, [pc, #16]	; (400348 <pll_enable+0x38>)
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	681b      	ldr	r3, [r3, #0]
  40033c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40033e:	3708      	adds	r7, #8
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	004007ad 	.word	0x004007ad
  400348:	400e0400 	.word	0x400e0400
  40034c:	004007e1 	.word	0x004007e1

00400350 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400350:	b580      	push	{r7, lr}
  400352:	b082      	sub	sp, #8
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d103      	bne.n	400366 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40035e:	4b05      	ldr	r3, [pc, #20]	; (400374 <pll_is_locked+0x24>)
  400360:	4798      	blx	r3
  400362:	4603      	mov	r3, r0
  400364:	e002      	b.n	40036c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  400366:	4b04      	ldr	r3, [pc, #16]	; (400378 <pll_is_locked+0x28>)
  400368:	4798      	blx	r3
  40036a:	4603      	mov	r3, r0
	}
}
  40036c:	4618      	mov	r0, r3
  40036e:	3708      	adds	r7, #8
  400370:	46bd      	mov	sp, r7
  400372:	bd80      	pop	{r7, pc}
  400374:	004007c5 	.word	0x004007c5
  400378:	004007f9 	.word	0x004007f9

0040037c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b082      	sub	sp, #8
  400380:	af00      	add	r7, sp, #0
  400382:	4603      	mov	r3, r0
  400384:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400386:	79fb      	ldrb	r3, [r7, #7]
  400388:	3b03      	subs	r3, #3
  40038a:	2b04      	cmp	r3, #4
  40038c:	d808      	bhi.n	4003a0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40038e:	79fb      	ldrb	r3, [r7, #7]
  400390:	4618      	mov	r0, r3
  400392:	4b05      	ldr	r3, [pc, #20]	; (4003a8 <pll_enable_source+0x2c>)
  400394:	4798      	blx	r3
		osc_wait_ready(e_src);
  400396:	79fb      	ldrb	r3, [r7, #7]
  400398:	4618      	mov	r0, r3
  40039a:	4b04      	ldr	r3, [pc, #16]	; (4003ac <pll_enable_source+0x30>)
  40039c:	4798      	blx	r3
		break;
  40039e:	e000      	b.n	4003a2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003a0:	bf00      	nop
	}
}
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400129 	.word	0x00400129
  4003ac:	00400291 	.word	0x00400291

004003b0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003b8:	bf00      	nop
  4003ba:	6878      	ldr	r0, [r7, #4]
  4003bc:	4b04      	ldr	r3, [pc, #16]	; (4003d0 <pll_wait_for_lock+0x20>)
  4003be:	4798      	blx	r3
  4003c0:	4603      	mov	r3, r0
  4003c2:	2b00      	cmp	r3, #0
  4003c4:	d0f9      	beq.n	4003ba <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003c6:	2300      	movs	r3, #0
}
  4003c8:	4618      	mov	r0, r3
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400351 	.word	0x00400351

004003d4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003d4:	b580      	push	{r7, lr}
  4003d6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003d8:	2006      	movs	r0, #6
  4003da:	4b04      	ldr	r3, [pc, #16]	; (4003ec <sysclk_get_main_hz+0x18>)
  4003dc:	4798      	blx	r3
  4003de:	4602      	mov	r2, r0
  4003e0:	4613      	mov	r3, r2
  4003e2:	009b      	lsls	r3, r3, #2
  4003e4:	4413      	add	r3, r2
  4003e6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4003e8:	4618      	mov	r0, r3
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	0040021d 	.word	0x0040021d

004003f0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003f4:	4b02      	ldr	r3, [pc, #8]	; (400400 <sysclk_get_cpu_hz+0x10>)
  4003f6:	4798      	blx	r3
  4003f8:	4603      	mov	r3, r0
  4003fa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	bd80      	pop	{r7, pc}
  400400:	004003d5 	.word	0x004003d5

00400404 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400404:	b590      	push	{r4, r7, lr}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40040a:	4811      	ldr	r0, [pc, #68]	; (400450 <sysclk_init+0x4c>)
  40040c:	4b11      	ldr	r3, [pc, #68]	; (400454 <sysclk_init+0x50>)
  40040e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400410:	2006      	movs	r0, #6
  400412:	4b11      	ldr	r3, [pc, #68]	; (400458 <sysclk_init+0x54>)
  400414:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400416:	1d3b      	adds	r3, r7, #4
  400418:	4618      	mov	r0, r3
  40041a:	2106      	movs	r1, #6
  40041c:	2201      	movs	r2, #1
  40041e:	2314      	movs	r3, #20
  400420:	4c0e      	ldr	r4, [pc, #56]	; (40045c <sysclk_init+0x58>)
  400422:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400424:	1d3b      	adds	r3, r7, #4
  400426:	4618      	mov	r0, r3
  400428:	2100      	movs	r1, #0
  40042a:	4b0d      	ldr	r3, [pc, #52]	; (400460 <sysclk_init+0x5c>)
  40042c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40042e:	2000      	movs	r0, #0
  400430:	4b0c      	ldr	r3, [pc, #48]	; (400464 <sysclk_init+0x60>)
  400432:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400434:	2010      	movs	r0, #16
  400436:	4b0c      	ldr	r3, [pc, #48]	; (400468 <sysclk_init+0x64>)
  400438:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40043a:	4b0c      	ldr	r3, [pc, #48]	; (40046c <sysclk_init+0x68>)
  40043c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40043e:	4b0c      	ldr	r3, [pc, #48]	; (400470 <sysclk_init+0x6c>)
  400440:	4798      	blx	r3
  400442:	4603      	mov	r3, r0
  400444:	4618      	mov	r0, r3
  400446:	4b03      	ldr	r3, [pc, #12]	; (400454 <sysclk_init+0x50>)
  400448:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40044a:	370c      	adds	r7, #12
  40044c:	46bd      	mov	sp, r7
  40044e:	bd90      	pop	{r4, r7, pc}
  400450:	07270e00 	.word	0x07270e00
  400454:	00400a81 	.word	0x00400a81
  400458:	0040037d 	.word	0x0040037d
  40045c:	004002bd 	.word	0x004002bd
  400460:	00400311 	.word	0x00400311
  400464:	004003b1 	.word	0x004003b1
  400468:	004005b9 	.word	0x004005b9
  40046c:	004008e5 	.word	0x004008e5
  400470:	004003f1 	.word	0x004003f1

00400474 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400474:	b480      	push	{r7}
  400476:	b083      	sub	sp, #12
  400478:	af00      	add	r7, sp, #0
  40047a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40047c:	687b      	ldr	r3, [r7, #4]
  40047e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400480:	4618      	mov	r0, r3
  400482:	370c      	adds	r7, #12
  400484:	46bd      	mov	sp, r7
  400486:	f85d 7b04 	ldr.w	r7, [sp], #4
  40048a:	4770      	bx	lr

0040048c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  40048c:	b480      	push	{r7}
  40048e:	b083      	sub	sp, #12
  400490:	af00      	add	r7, sp, #0
  400492:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400494:	687b      	ldr	r3, [r7, #4]
  400496:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400498:	4618      	mov	r0, r3
  40049a:	370c      	adds	r7, #12
  40049c:	46bd      	mov	sp, r7
  40049e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004a2:	4770      	bx	lr

004004a4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4004a4:	b580      	push	{r7, lr}
  4004a6:	b084      	sub	sp, #16
  4004a8:	af00      	add	r7, sp, #0
  4004aa:	6078      	str	r0, [r7, #4]
  4004ac:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4004ae:	6878      	ldr	r0, [r7, #4]
  4004b0:	4b2a      	ldr	r3, [pc, #168]	; (40055c <pio_handler_process+0xb8>)
  4004b2:	4798      	blx	r3
  4004b4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4004b6:	6878      	ldr	r0, [r7, #4]
  4004b8:	4b29      	ldr	r3, [pc, #164]	; (400560 <pio_handler_process+0xbc>)
  4004ba:	4798      	blx	r3
  4004bc:	4602      	mov	r2, r0
  4004be:	68fb      	ldr	r3, [r7, #12]
  4004c0:	4013      	ands	r3, r2
  4004c2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4004c4:	68fb      	ldr	r3, [r7, #12]
  4004c6:	2b00      	cmp	r3, #0
  4004c8:	d038      	beq.n	40053c <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  4004ca:	2300      	movs	r3, #0
  4004cc:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4004ce:	e032      	b.n	400536 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4004d0:	4a24      	ldr	r2, [pc, #144]	; (400564 <pio_handler_process+0xc0>)
  4004d2:	68bb      	ldr	r3, [r7, #8]
  4004d4:	011b      	lsls	r3, r3, #4
  4004d6:	4413      	add	r3, r2
  4004d8:	681a      	ldr	r2, [r3, #0]
  4004da:	683b      	ldr	r3, [r7, #0]
  4004dc:	429a      	cmp	r2, r3
  4004de:	d123      	bne.n	400528 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4004e0:	4a20      	ldr	r2, [pc, #128]	; (400564 <pio_handler_process+0xc0>)
  4004e2:	68bb      	ldr	r3, [r7, #8]
  4004e4:	011b      	lsls	r3, r3, #4
  4004e6:	4413      	add	r3, r2
  4004e8:	685a      	ldr	r2, [r3, #4]
  4004ea:	68fb      	ldr	r3, [r7, #12]
  4004ec:	4013      	ands	r3, r2
  4004ee:	2b00      	cmp	r3, #0
  4004f0:	d01a      	beq.n	400528 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4004f2:	4a1c      	ldr	r2, [pc, #112]	; (400564 <pio_handler_process+0xc0>)
  4004f4:	68bb      	ldr	r3, [r7, #8]
  4004f6:	011b      	lsls	r3, r3, #4
  4004f8:	4413      	add	r3, r2
  4004fa:	3308      	adds	r3, #8
  4004fc:	685b      	ldr	r3, [r3, #4]
  4004fe:	4919      	ldr	r1, [pc, #100]	; (400564 <pio_handler_process+0xc0>)
  400500:	68ba      	ldr	r2, [r7, #8]
  400502:	0112      	lsls	r2, r2, #4
  400504:	440a      	add	r2, r1
  400506:	6810      	ldr	r0, [r2, #0]
  400508:	4916      	ldr	r1, [pc, #88]	; (400564 <pio_handler_process+0xc0>)
  40050a:	68ba      	ldr	r2, [r7, #8]
  40050c:	0112      	lsls	r2, r2, #4
  40050e:	440a      	add	r2, r1
  400510:	6852      	ldr	r2, [r2, #4]
  400512:	4611      	mov	r1, r2
  400514:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400516:	4a13      	ldr	r2, [pc, #76]	; (400564 <pio_handler_process+0xc0>)
  400518:	68bb      	ldr	r3, [r7, #8]
  40051a:	011b      	lsls	r3, r3, #4
  40051c:	4413      	add	r3, r2
  40051e:	685b      	ldr	r3, [r3, #4]
  400520:	43db      	mvns	r3, r3
  400522:	68fa      	ldr	r2, [r7, #12]
  400524:	4013      	ands	r3, r2
  400526:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400528:	68bb      	ldr	r3, [r7, #8]
  40052a:	3301      	adds	r3, #1
  40052c:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40052e:	68bb      	ldr	r3, [r7, #8]
  400530:	2b06      	cmp	r3, #6
  400532:	d900      	bls.n	400536 <pio_handler_process+0x92>
				break;
  400534:	e002      	b.n	40053c <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400536:	68fb      	ldr	r3, [r7, #12]
  400538:	2b00      	cmp	r3, #0
  40053a:	d1c9      	bne.n	4004d0 <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  40053c:	4b0a      	ldr	r3, [pc, #40]	; (400568 <pio_handler_process+0xc4>)
  40053e:	681b      	ldr	r3, [r3, #0]
  400540:	2b00      	cmp	r3, #0
  400542:	d007      	beq.n	400554 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  400544:	4b09      	ldr	r3, [pc, #36]	; (40056c <pio_handler_process+0xc8>)
  400546:	681b      	ldr	r3, [r3, #0]
  400548:	2b00      	cmp	r3, #0
  40054a:	d003      	beq.n	400554 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  40054c:	4b07      	ldr	r3, [pc, #28]	; (40056c <pio_handler_process+0xc8>)
  40054e:	681b      	ldr	r3, [r3, #0]
  400550:	6878      	ldr	r0, [r7, #4]
  400552:	4798      	blx	r3
		}
	}
#endif
}
  400554:	3710      	adds	r7, #16
  400556:	46bd      	mov	sp, r7
  400558:	bd80      	pop	{r7, pc}
  40055a:	bf00      	nop
  40055c:	00400475 	.word	0x00400475
  400560:	0040048d 	.word	0x0040048d
  400564:	20000464 	.word	0x20000464
  400568:	200004d8 	.word	0x200004d8
  40056c:	200004d4 	.word	0x200004d4

00400570 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400570:	b580      	push	{r7, lr}
  400572:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400574:	4802      	ldr	r0, [pc, #8]	; (400580 <PIOA_Handler+0x10>)
  400576:	210b      	movs	r1, #11
  400578:	4b02      	ldr	r3, [pc, #8]	; (400584 <PIOA_Handler+0x14>)
  40057a:	4798      	blx	r3
}
  40057c:	bd80      	pop	{r7, pc}
  40057e:	bf00      	nop
  400580:	400e0e00 	.word	0x400e0e00
  400584:	004004a5 	.word	0x004004a5

00400588 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400588:	b580      	push	{r7, lr}
  40058a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  40058c:	4802      	ldr	r0, [pc, #8]	; (400598 <PIOB_Handler+0x10>)
  40058e:	210c      	movs	r1, #12
  400590:	4b02      	ldr	r3, [pc, #8]	; (40059c <PIOB_Handler+0x14>)
  400592:	4798      	blx	r3
}
  400594:	bd80      	pop	{r7, pc}
  400596:	bf00      	nop
  400598:	400e1000 	.word	0x400e1000
  40059c:	004004a5 	.word	0x004004a5

004005a0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4005a0:	b580      	push	{r7, lr}
  4005a2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4005a4:	4802      	ldr	r0, [pc, #8]	; (4005b0 <PIOC_Handler+0x10>)
  4005a6:	210d      	movs	r1, #13
  4005a8:	4b02      	ldr	r3, [pc, #8]	; (4005b4 <PIOC_Handler+0x14>)
  4005aa:	4798      	blx	r3
}
  4005ac:	bd80      	pop	{r7, pc}
  4005ae:	bf00      	nop
  4005b0:	400e1200 	.word	0x400e1200
  4005b4:	004004a5 	.word	0x004004a5

004005b8 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4005b8:	b480      	push	{r7}
  4005ba:	b085      	sub	sp, #20
  4005bc:	af00      	add	r7, sp, #0
  4005be:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4005c0:	491d      	ldr	r1, [pc, #116]	; (400638 <pmc_switch_mck_to_pllack+0x80>)
  4005c2:	4b1d      	ldr	r3, [pc, #116]	; (400638 <pmc_switch_mck_to_pllack+0x80>)
  4005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4005c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4005ca:	687b      	ldr	r3, [r7, #4]
  4005cc:	4313      	orrs	r3, r2
  4005ce:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4005d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4005d4:	60fb      	str	r3, [r7, #12]
  4005d6:	e007      	b.n	4005e8 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4005d8:	68fb      	ldr	r3, [r7, #12]
  4005da:	2b00      	cmp	r3, #0
  4005dc:	d101      	bne.n	4005e2 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4005de:	2301      	movs	r3, #1
  4005e0:	e023      	b.n	40062a <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4005e2:	68fb      	ldr	r3, [r7, #12]
  4005e4:	3b01      	subs	r3, #1
  4005e6:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4005e8:	4b13      	ldr	r3, [pc, #76]	; (400638 <pmc_switch_mck_to_pllack+0x80>)
  4005ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4005ec:	f003 0308 	and.w	r3, r3, #8
  4005f0:	2b00      	cmp	r3, #0
  4005f2:	d0f1      	beq.n	4005d8 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4005f4:	4a10      	ldr	r2, [pc, #64]	; (400638 <pmc_switch_mck_to_pllack+0x80>)
  4005f6:	4b10      	ldr	r3, [pc, #64]	; (400638 <pmc_switch_mck_to_pllack+0x80>)
  4005f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4005fa:	f023 0303 	bic.w	r3, r3, #3
  4005fe:	f043 0302 	orr.w	r3, r3, #2
  400602:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400604:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400608:	60fb      	str	r3, [r7, #12]
  40060a:	e007      	b.n	40061c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40060c:	68fb      	ldr	r3, [r7, #12]
  40060e:	2b00      	cmp	r3, #0
  400610:	d101      	bne.n	400616 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400612:	2301      	movs	r3, #1
  400614:	e009      	b.n	40062a <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400616:	68fb      	ldr	r3, [r7, #12]
  400618:	3b01      	subs	r3, #1
  40061a:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40061c:	4b06      	ldr	r3, [pc, #24]	; (400638 <pmc_switch_mck_to_pllack+0x80>)
  40061e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400620:	f003 0308 	and.w	r3, r3, #8
  400624:	2b00      	cmp	r3, #0
  400626:	d0f1      	beq.n	40060c <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400628:	2300      	movs	r3, #0
}
  40062a:	4618      	mov	r0, r3
  40062c:	3714      	adds	r7, #20
  40062e:	46bd      	mov	sp, r7
  400630:	f85d 7b04 	ldr.w	r7, [sp], #4
  400634:	4770      	bx	lr
  400636:	bf00      	nop
  400638:	400e0400 	.word	0x400e0400

0040063c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  40063c:	b480      	push	{r7}
  40063e:	b083      	sub	sp, #12
  400640:	af00      	add	r7, sp, #0
  400642:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400644:	687b      	ldr	r3, [r7, #4]
  400646:	2b01      	cmp	r3, #1
  400648:	d107      	bne.n	40065a <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40064a:	4a08      	ldr	r2, [pc, #32]	; (40066c <pmc_switch_sclk_to_32kxtal+0x30>)
  40064c:	4b07      	ldr	r3, [pc, #28]	; (40066c <pmc_switch_sclk_to_32kxtal+0x30>)
  40064e:	689b      	ldr	r3, [r3, #8]
  400650:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  400654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400658:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40065a:	4b04      	ldr	r3, [pc, #16]	; (40066c <pmc_switch_sclk_to_32kxtal+0x30>)
  40065c:	4a04      	ldr	r2, [pc, #16]	; (400670 <pmc_switch_sclk_to_32kxtal+0x34>)
  40065e:	601a      	str	r2, [r3, #0]
}
  400660:	370c      	adds	r7, #12
  400662:	46bd      	mov	sp, r7
  400664:	f85d 7b04 	ldr.w	r7, [sp], #4
  400668:	4770      	bx	lr
  40066a:	bf00      	nop
  40066c:	400e1410 	.word	0x400e1410
  400670:	a5000008 	.word	0xa5000008

00400674 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400674:	b480      	push	{r7}
  400676:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400678:	4b09      	ldr	r3, [pc, #36]	; (4006a0 <pmc_osc_is_ready_32kxtal+0x2c>)
  40067a:	695b      	ldr	r3, [r3, #20]
  40067c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400680:	2b00      	cmp	r3, #0
  400682:	d007      	beq.n	400694 <pmc_osc_is_ready_32kxtal+0x20>
  400684:	4b07      	ldr	r3, [pc, #28]	; (4006a4 <pmc_osc_is_ready_32kxtal+0x30>)
  400686:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400688:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40068c:	2b00      	cmp	r3, #0
  40068e:	d001      	beq.n	400694 <pmc_osc_is_ready_32kxtal+0x20>
  400690:	2301      	movs	r3, #1
  400692:	e000      	b.n	400696 <pmc_osc_is_ready_32kxtal+0x22>
  400694:	2300      	movs	r3, #0
}
  400696:	4618      	mov	r0, r3
  400698:	46bd      	mov	sp, r7
  40069a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40069e:	4770      	bx	lr
  4006a0:	400e1410 	.word	0x400e1410
  4006a4:	400e0400 	.word	0x400e0400

004006a8 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4006a8:	b480      	push	{r7}
  4006aa:	b083      	sub	sp, #12
  4006ac:	af00      	add	r7, sp, #0
  4006ae:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4006b0:	4a18      	ldr	r2, [pc, #96]	; (400714 <pmc_switch_mainck_to_fastrc+0x6c>)
  4006b2:	4b18      	ldr	r3, [pc, #96]	; (400714 <pmc_switch_mainck_to_fastrc+0x6c>)
  4006b4:	6a1b      	ldr	r3, [r3, #32]
  4006b6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4006ba:	f043 0308 	orr.w	r3, r3, #8
  4006be:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4006c0:	bf00      	nop
  4006c2:	4b14      	ldr	r3, [pc, #80]	; (400714 <pmc_switch_mainck_to_fastrc+0x6c>)
  4006c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4006c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4006ca:	2b00      	cmp	r3, #0
  4006cc:	d0f9      	beq.n	4006c2 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4006ce:	4911      	ldr	r1, [pc, #68]	; (400714 <pmc_switch_mainck_to_fastrc+0x6c>)
  4006d0:	4b10      	ldr	r3, [pc, #64]	; (400714 <pmc_switch_mainck_to_fastrc+0x6c>)
  4006d2:	6a1b      	ldr	r3, [r3, #32]
  4006d4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4006d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4006dc:	687a      	ldr	r2, [r7, #4]
  4006de:	4313      	orrs	r3, r2
  4006e0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4006e4:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4006e6:	bf00      	nop
  4006e8:	4b0a      	ldr	r3, [pc, #40]	; (400714 <pmc_switch_mainck_to_fastrc+0x6c>)
  4006ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4006ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4006f0:	2b00      	cmp	r3, #0
  4006f2:	d0f9      	beq.n	4006e8 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4006f4:	4a07      	ldr	r2, [pc, #28]	; (400714 <pmc_switch_mainck_to_fastrc+0x6c>)
  4006f6:	4b07      	ldr	r3, [pc, #28]	; (400714 <pmc_switch_mainck_to_fastrc+0x6c>)
  4006f8:	6a1b      	ldr	r3, [r3, #32]
  4006fa:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4006fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400702:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400706:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400708:	370c      	adds	r7, #12
  40070a:	46bd      	mov	sp, r7
  40070c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400710:	4770      	bx	lr
  400712:	bf00      	nop
  400714:	400e0400 	.word	0x400e0400

00400718 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400718:	b480      	push	{r7}
  40071a:	b083      	sub	sp, #12
  40071c:	af00      	add	r7, sp, #0
  40071e:	6078      	str	r0, [r7, #4]
  400720:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400722:	687b      	ldr	r3, [r7, #4]
  400724:	2b00      	cmp	r3, #0
  400726:	d008      	beq.n	40073a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400728:	4916      	ldr	r1, [pc, #88]	; (400784 <pmc_switch_mainck_to_xtal+0x6c>)
  40072a:	4b16      	ldr	r3, [pc, #88]	; (400784 <pmc_switch_mainck_to_xtal+0x6c>)
  40072c:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40072e:	4a16      	ldr	r2, [pc, #88]	; (400788 <pmc_switch_mainck_to_xtal+0x70>)
  400730:	401a      	ands	r2, r3
  400732:	4b16      	ldr	r3, [pc, #88]	; (40078c <pmc_switch_mainck_to_xtal+0x74>)
  400734:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400736:	620b      	str	r3, [r1, #32]
  400738:	e01e      	b.n	400778 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40073a:	4912      	ldr	r1, [pc, #72]	; (400784 <pmc_switch_mainck_to_xtal+0x6c>)
  40073c:	4b11      	ldr	r3, [pc, #68]	; (400784 <pmc_switch_mainck_to_xtal+0x6c>)
  40073e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400740:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400744:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400748:	683a      	ldr	r2, [r7, #0]
  40074a:	0212      	lsls	r2, r2, #8
  40074c:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40074e:	4313      	orrs	r3, r2
  400750:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400754:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400758:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40075a:	bf00      	nop
  40075c:	4b09      	ldr	r3, [pc, #36]	; (400784 <pmc_switch_mainck_to_xtal+0x6c>)
  40075e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400760:	f003 0301 	and.w	r3, r3, #1
  400764:	2b00      	cmp	r3, #0
  400766:	d0f9      	beq.n	40075c <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400768:	4a06      	ldr	r2, [pc, #24]	; (400784 <pmc_switch_mainck_to_xtal+0x6c>)
  40076a:	4b06      	ldr	r3, [pc, #24]	; (400784 <pmc_switch_mainck_to_xtal+0x6c>)
  40076c:	6a1b      	ldr	r3, [r3, #32]
  40076e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400772:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400776:	6213      	str	r3, [r2, #32]
	}
}
  400778:	370c      	adds	r7, #12
  40077a:	46bd      	mov	sp, r7
  40077c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400780:	4770      	bx	lr
  400782:	bf00      	nop
  400784:	400e0400 	.word	0x400e0400
  400788:	fec8fffc 	.word	0xfec8fffc
  40078c:	01370002 	.word	0x01370002

00400790 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400790:	b480      	push	{r7}
  400792:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400794:	4b04      	ldr	r3, [pc, #16]	; (4007a8 <pmc_osc_is_ready_mainck+0x18>)
  400796:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400798:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  40079c:	4618      	mov	r0, r3
  40079e:	46bd      	mov	sp, r7
  4007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007a4:	4770      	bx	lr
  4007a6:	bf00      	nop
  4007a8:	400e0400 	.word	0x400e0400

004007ac <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4007ac:	b480      	push	{r7}
  4007ae:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4007b0:	4b03      	ldr	r3, [pc, #12]	; (4007c0 <pmc_disable_pllack+0x14>)
  4007b2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4007b6:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4007b8:	46bd      	mov	sp, r7
  4007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007be:	4770      	bx	lr
  4007c0:	400e0400 	.word	0x400e0400

004007c4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4007c4:	b480      	push	{r7}
  4007c6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4007c8:	4b04      	ldr	r3, [pc, #16]	; (4007dc <pmc_is_locked_pllack+0x18>)
  4007ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4007cc:	f003 0302 	and.w	r3, r3, #2
}
  4007d0:	4618      	mov	r0, r3
  4007d2:	46bd      	mov	sp, r7
  4007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007d8:	4770      	bx	lr
  4007da:	bf00      	nop
  4007dc:	400e0400 	.word	0x400e0400

004007e0 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  4007e0:	b480      	push	{r7}
  4007e2:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  4007e4:	4b03      	ldr	r3, [pc, #12]	; (4007f4 <pmc_disable_pllbck+0x14>)
  4007e6:	2200      	movs	r2, #0
  4007e8:	62da      	str	r2, [r3, #44]	; 0x2c
}
  4007ea:	46bd      	mov	sp, r7
  4007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007f0:	4770      	bx	lr
  4007f2:	bf00      	nop
  4007f4:	400e0400 	.word	0x400e0400

004007f8 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  4007f8:	b480      	push	{r7}
  4007fa:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  4007fc:	4b04      	ldr	r3, [pc, #16]	; (400810 <pmc_is_locked_pllbck+0x18>)
  4007fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400800:	f003 0304 	and.w	r3, r3, #4
}
  400804:	4618      	mov	r0, r3
  400806:	46bd      	mov	sp, r7
  400808:	f85d 7b04 	ldr.w	r7, [sp], #4
  40080c:	4770      	bx	lr
  40080e:	bf00      	nop
  400810:	400e0400 	.word	0x400e0400

00400814 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400814:	b580      	push	{r7, lr}
  400816:	b084      	sub	sp, #16
  400818:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  40081a:	4b27      	ldr	r3, [pc, #156]	; (4008b8 <Reset_Handler+0xa4>)
  40081c:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  40081e:	4b27      	ldr	r3, [pc, #156]	; (4008bc <Reset_Handler+0xa8>)
  400820:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  400822:	68fa      	ldr	r2, [r7, #12]
  400824:	68bb      	ldr	r3, [r7, #8]
  400826:	429a      	cmp	r2, r3
  400828:	d90d      	bls.n	400846 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  40082a:	e007      	b.n	40083c <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  40082c:	68bb      	ldr	r3, [r7, #8]
  40082e:	1d1a      	adds	r2, r3, #4
  400830:	60ba      	str	r2, [r7, #8]
  400832:	68fa      	ldr	r2, [r7, #12]
  400834:	1d11      	adds	r1, r2, #4
  400836:	60f9      	str	r1, [r7, #12]
  400838:	6812      	ldr	r2, [r2, #0]
  40083a:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  40083c:	68bb      	ldr	r3, [r7, #8]
  40083e:	4a20      	ldr	r2, [pc, #128]	; (4008c0 <Reset_Handler+0xac>)
  400840:	4293      	cmp	r3, r2
  400842:	d3f3      	bcc.n	40082c <Reset_Handler+0x18>
  400844:	e020      	b.n	400888 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400846:	68fa      	ldr	r2, [r7, #12]
  400848:	68bb      	ldr	r3, [r7, #8]
  40084a:	429a      	cmp	r2, r3
  40084c:	d21c      	bcs.n	400888 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40084e:	4a1c      	ldr	r2, [pc, #112]	; (4008c0 <Reset_Handler+0xac>)
  400850:	4b1a      	ldr	r3, [pc, #104]	; (4008bc <Reset_Handler+0xa8>)
  400852:	1ad3      	subs	r3, r2, r3
  400854:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400856:	68fa      	ldr	r2, [r7, #12]
  400858:	687b      	ldr	r3, [r7, #4]
  40085a:	4413      	add	r3, r2
  40085c:	3b04      	subs	r3, #4
  40085e:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  400860:	68ba      	ldr	r2, [r7, #8]
  400862:	687b      	ldr	r3, [r7, #4]
  400864:	4413      	add	r3, r2
  400866:	3b04      	subs	r3, #4
  400868:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  40086a:	e00a      	b.n	400882 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  40086c:	68bb      	ldr	r3, [r7, #8]
  40086e:	1f1a      	subs	r2, r3, #4
  400870:	60ba      	str	r2, [r7, #8]
  400872:	68fa      	ldr	r2, [r7, #12]
  400874:	1f11      	subs	r1, r2, #4
  400876:	60f9      	str	r1, [r7, #12]
  400878:	6812      	ldr	r2, [r2, #0]
  40087a:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40087c:	687b      	ldr	r3, [r7, #4]
  40087e:	3b04      	subs	r3, #4
  400880:	607b      	str	r3, [r7, #4]
  400882:	687b      	ldr	r3, [r7, #4]
  400884:	2b00      	cmp	r3, #0
  400886:	d1f1      	bne.n	40086c <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400888:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40088a:	4b0e      	ldr	r3, [pc, #56]	; (4008c4 <Reset_Handler+0xb0>)
  40088c:	60bb      	str	r3, [r7, #8]
  40088e:	e004      	b.n	40089a <Reset_Handler+0x86>
		*pDest++ = 0;
  400890:	68bb      	ldr	r3, [r7, #8]
  400892:	1d1a      	adds	r2, r3, #4
  400894:	60ba      	str	r2, [r7, #8]
  400896:	2200      	movs	r2, #0
  400898:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40089a:	68bb      	ldr	r3, [r7, #8]
  40089c:	4a0a      	ldr	r2, [pc, #40]	; (4008c8 <Reset_Handler+0xb4>)
  40089e:	4293      	cmp	r3, r2
  4008a0:	d3f6      	bcc.n	400890 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  4008a2:	4b0a      	ldr	r3, [pc, #40]	; (4008cc <Reset_Handler+0xb8>)
  4008a4:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  4008a6:	4a0a      	ldr	r2, [pc, #40]	; (4008d0 <Reset_Handler+0xbc>)
  4008a8:	68fb      	ldr	r3, [r7, #12]
  4008aa:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  4008ac:	4b09      	ldr	r3, [pc, #36]	; (4008d4 <Reset_Handler+0xc0>)
  4008ae:	4798      	blx	r3

	/* Branch to main function */
	main();
  4008b0:	4b09      	ldr	r3, [pc, #36]	; (4008d8 <Reset_Handler+0xc4>)
  4008b2:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4008b4:	e7fe      	b.n	4008b4 <Reset_Handler+0xa0>
  4008b6:	bf00      	nop
  4008b8:	004014f0 	.word	0x004014f0
  4008bc:	20000000 	.word	0x20000000
  4008c0:	20000448 	.word	0x20000448
  4008c4:	20000448 	.word	0x20000448
  4008c8:	200004dc 	.word	0x200004dc
  4008cc:	00400000 	.word	0x00400000
  4008d0:	e000ed00 	.word	0xe000ed00
  4008d4:	0040137d 	.word	0x0040137d
  4008d8:	00400c21 	.word	0x00400c21

004008dc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4008dc:	b480      	push	{r7}
  4008de:	af00      	add	r7, sp, #0
	while (1) {
	}
  4008e0:	e7fe      	b.n	4008e0 <Dummy_Handler+0x4>
  4008e2:	bf00      	nop

004008e4 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  4008e4:	b480      	push	{r7}
  4008e6:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4008e8:	4b5d      	ldr	r3, [pc, #372]	; (400a60 <SystemCoreClockUpdate+0x17c>)
  4008ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008ec:	f003 0303 	and.w	r3, r3, #3
  4008f0:	2b03      	cmp	r3, #3
  4008f2:	f200 8096 	bhi.w	400a22 <SystemCoreClockUpdate+0x13e>
  4008f6:	a201      	add	r2, pc, #4	; (adr r2, 4008fc <SystemCoreClockUpdate+0x18>)
  4008f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4008fc:	0040090d 	.word	0x0040090d
  400900:	0040092d 	.word	0x0040092d
  400904:	00400977 	.word	0x00400977
  400908:	00400977 	.word	0x00400977
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40090c:	4b55      	ldr	r3, [pc, #340]	; (400a64 <SystemCoreClockUpdate+0x180>)
  40090e:	695b      	ldr	r3, [r3, #20]
  400910:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400914:	2b00      	cmp	r3, #0
  400916:	d004      	beq.n	400922 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400918:	4b53      	ldr	r3, [pc, #332]	; (400a68 <SystemCoreClockUpdate+0x184>)
  40091a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40091e:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  400920:	e080      	b.n	400a24 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400922:	4b51      	ldr	r3, [pc, #324]	; (400a68 <SystemCoreClockUpdate+0x184>)
  400924:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  400928:	601a      	str	r2, [r3, #0]
			}
		break;
  40092a:	e07b      	b.n	400a24 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40092c:	4b4c      	ldr	r3, [pc, #304]	; (400a60 <SystemCoreClockUpdate+0x17c>)
  40092e:	6a1b      	ldr	r3, [r3, #32]
  400930:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400934:	2b00      	cmp	r3, #0
  400936:	d003      	beq.n	400940 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400938:	4b4b      	ldr	r3, [pc, #300]	; (400a68 <SystemCoreClockUpdate+0x184>)
  40093a:	4a4c      	ldr	r2, [pc, #304]	; (400a6c <SystemCoreClockUpdate+0x188>)
  40093c:	601a      	str	r2, [r3, #0]
  40093e:	e019      	b.n	400974 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400940:	4b49      	ldr	r3, [pc, #292]	; (400a68 <SystemCoreClockUpdate+0x184>)
  400942:	4a4b      	ldr	r2, [pc, #300]	; (400a70 <SystemCoreClockUpdate+0x18c>)
  400944:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400946:	4b46      	ldr	r3, [pc, #280]	; (400a60 <SystemCoreClockUpdate+0x17c>)
  400948:	6a1b      	ldr	r3, [r3, #32]
  40094a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40094e:	2b10      	cmp	r3, #16
  400950:	d008      	beq.n	400964 <SystemCoreClockUpdate+0x80>
  400952:	2b20      	cmp	r3, #32
  400954:	d00a      	beq.n	40096c <SystemCoreClockUpdate+0x88>
  400956:	2b00      	cmp	r3, #0
  400958:	d000      	beq.n	40095c <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  40095a:	e00b      	b.n	400974 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40095c:	4b42      	ldr	r3, [pc, #264]	; (400a68 <SystemCoreClockUpdate+0x184>)
  40095e:	4a44      	ldr	r2, [pc, #272]	; (400a70 <SystemCoreClockUpdate+0x18c>)
  400960:	601a      	str	r2, [r3, #0]
			break;
  400962:	e007      	b.n	400974 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400964:	4b40      	ldr	r3, [pc, #256]	; (400a68 <SystemCoreClockUpdate+0x184>)
  400966:	4a43      	ldr	r2, [pc, #268]	; (400a74 <SystemCoreClockUpdate+0x190>)
  400968:	601a      	str	r2, [r3, #0]
			break;
  40096a:	e003      	b.n	400974 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40096c:	4b3e      	ldr	r3, [pc, #248]	; (400a68 <SystemCoreClockUpdate+0x184>)
  40096e:	4a3f      	ldr	r2, [pc, #252]	; (400a6c <SystemCoreClockUpdate+0x188>)
  400970:	601a      	str	r2, [r3, #0]
			break;
  400972:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  400974:	e056      	b.n	400a24 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400976:	4b3a      	ldr	r3, [pc, #232]	; (400a60 <SystemCoreClockUpdate+0x17c>)
  400978:	6a1b      	ldr	r3, [r3, #32]
  40097a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40097e:	2b00      	cmp	r3, #0
  400980:	d003      	beq.n	40098a <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400982:	4b39      	ldr	r3, [pc, #228]	; (400a68 <SystemCoreClockUpdate+0x184>)
  400984:	4a39      	ldr	r2, [pc, #228]	; (400a6c <SystemCoreClockUpdate+0x188>)
  400986:	601a      	str	r2, [r3, #0]
  400988:	e019      	b.n	4009be <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40098a:	4b37      	ldr	r3, [pc, #220]	; (400a68 <SystemCoreClockUpdate+0x184>)
  40098c:	4a38      	ldr	r2, [pc, #224]	; (400a70 <SystemCoreClockUpdate+0x18c>)
  40098e:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400990:	4b33      	ldr	r3, [pc, #204]	; (400a60 <SystemCoreClockUpdate+0x17c>)
  400992:	6a1b      	ldr	r3, [r3, #32]
  400994:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400998:	2b10      	cmp	r3, #16
  40099a:	d008      	beq.n	4009ae <SystemCoreClockUpdate+0xca>
  40099c:	2b20      	cmp	r3, #32
  40099e:	d00a      	beq.n	4009b6 <SystemCoreClockUpdate+0xd2>
  4009a0:	2b00      	cmp	r3, #0
  4009a2:	d000      	beq.n	4009a6 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  4009a4:	e00b      	b.n	4009be <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4009a6:	4b30      	ldr	r3, [pc, #192]	; (400a68 <SystemCoreClockUpdate+0x184>)
  4009a8:	4a31      	ldr	r2, [pc, #196]	; (400a70 <SystemCoreClockUpdate+0x18c>)
  4009aa:	601a      	str	r2, [r3, #0]
					break;
  4009ac:	e007      	b.n	4009be <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4009ae:	4b2e      	ldr	r3, [pc, #184]	; (400a68 <SystemCoreClockUpdate+0x184>)
  4009b0:	4a30      	ldr	r2, [pc, #192]	; (400a74 <SystemCoreClockUpdate+0x190>)
  4009b2:	601a      	str	r2, [r3, #0]
					break;
  4009b4:	e003      	b.n	4009be <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4009b6:	4b2c      	ldr	r3, [pc, #176]	; (400a68 <SystemCoreClockUpdate+0x184>)
  4009b8:	4a2c      	ldr	r2, [pc, #176]	; (400a6c <SystemCoreClockUpdate+0x188>)
  4009ba:	601a      	str	r2, [r3, #0]
					break;
  4009bc:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4009be:	4b28      	ldr	r3, [pc, #160]	; (400a60 <SystemCoreClockUpdate+0x17c>)
  4009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009c2:	f003 0303 	and.w	r3, r3, #3
  4009c6:	2b02      	cmp	r3, #2
  4009c8:	d115      	bne.n	4009f6 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4009ca:	4b25      	ldr	r3, [pc, #148]	; (400a60 <SystemCoreClockUpdate+0x17c>)
  4009cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4009ce:	4b2a      	ldr	r3, [pc, #168]	; (400a78 <SystemCoreClockUpdate+0x194>)
  4009d0:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  4009d2:	0c1b      	lsrs	r3, r3, #16
  4009d4:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4009d6:	4a24      	ldr	r2, [pc, #144]	; (400a68 <SystemCoreClockUpdate+0x184>)
  4009d8:	6812      	ldr	r2, [r2, #0]
  4009da:	fb02 f303 	mul.w	r3, r2, r3
  4009de:	4a22      	ldr	r2, [pc, #136]	; (400a68 <SystemCoreClockUpdate+0x184>)
  4009e0:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4009e2:	4b1f      	ldr	r3, [pc, #124]	; (400a60 <SystemCoreClockUpdate+0x17c>)
  4009e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  4009e6:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4009e8:	4a1f      	ldr	r2, [pc, #124]	; (400a68 <SystemCoreClockUpdate+0x184>)
  4009ea:	6812      	ldr	r2, [r2, #0]
  4009ec:	fbb2 f3f3 	udiv	r3, r2, r3
  4009f0:	4a1d      	ldr	r2, [pc, #116]	; (400a68 <SystemCoreClockUpdate+0x184>)
  4009f2:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  4009f4:	e016      	b.n	400a24 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4009f6:	4b1a      	ldr	r3, [pc, #104]	; (400a60 <SystemCoreClockUpdate+0x17c>)
  4009f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4009fa:	4b1f      	ldr	r3, [pc, #124]	; (400a78 <SystemCoreClockUpdate+0x194>)
  4009fc:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4009fe:	0c1b      	lsrs	r3, r3, #16
  400a00:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400a02:	4a19      	ldr	r2, [pc, #100]	; (400a68 <SystemCoreClockUpdate+0x184>)
  400a04:	6812      	ldr	r2, [r2, #0]
  400a06:	fb02 f303 	mul.w	r3, r2, r3
  400a0a:	4a17      	ldr	r2, [pc, #92]	; (400a68 <SystemCoreClockUpdate+0x184>)
  400a0c:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400a0e:	4b14      	ldr	r3, [pc, #80]	; (400a60 <SystemCoreClockUpdate+0x17c>)
  400a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  400a12:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400a14:	4a14      	ldr	r2, [pc, #80]	; (400a68 <SystemCoreClockUpdate+0x184>)
  400a16:	6812      	ldr	r2, [r2, #0]
  400a18:	fbb2 f3f3 	udiv	r3, r2, r3
  400a1c:	4a12      	ldr	r2, [pc, #72]	; (400a68 <SystemCoreClockUpdate+0x184>)
  400a1e:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  400a20:	e000      	b.n	400a24 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  400a22:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400a24:	4b0e      	ldr	r3, [pc, #56]	; (400a60 <SystemCoreClockUpdate+0x17c>)
  400a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a28:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a2c:	2b70      	cmp	r3, #112	; 0x70
  400a2e:	d108      	bne.n	400a42 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  400a30:	4b0d      	ldr	r3, [pc, #52]	; (400a68 <SystemCoreClockUpdate+0x184>)
  400a32:	681b      	ldr	r3, [r3, #0]
  400a34:	4a11      	ldr	r2, [pc, #68]	; (400a7c <SystemCoreClockUpdate+0x198>)
  400a36:	fba2 2303 	umull	r2, r3, r2, r3
  400a3a:	085b      	lsrs	r3, r3, #1
  400a3c:	4a0a      	ldr	r2, [pc, #40]	; (400a68 <SystemCoreClockUpdate+0x184>)
  400a3e:	6013      	str	r3, [r2, #0]
  400a40:	e009      	b.n	400a56 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400a42:	4b07      	ldr	r3, [pc, #28]	; (400a60 <SystemCoreClockUpdate+0x17c>)
  400a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a46:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a4a:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400a4c:	4b06      	ldr	r3, [pc, #24]	; (400a68 <SystemCoreClockUpdate+0x184>)
  400a4e:	681b      	ldr	r3, [r3, #0]
  400a50:	40d3      	lsrs	r3, r2
  400a52:	4a05      	ldr	r2, [pc, #20]	; (400a68 <SystemCoreClockUpdate+0x184>)
  400a54:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  400a56:	46bd      	mov	sp, r7
  400a58:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a5c:	4770      	bx	lr
  400a5e:	bf00      	nop
  400a60:	400e0400 	.word	0x400e0400
  400a64:	400e1410 	.word	0x400e1410
  400a68:	2000001c 	.word	0x2000001c
  400a6c:	00b71b00 	.word	0x00b71b00
  400a70:	003d0900 	.word	0x003d0900
  400a74:	007a1200 	.word	0x007a1200
  400a78:	07ff0000 	.word	0x07ff0000
  400a7c:	aaaaaaab 	.word	0xaaaaaaab

00400a80 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  400a80:	b480      	push	{r7}
  400a82:	b083      	sub	sp, #12
  400a84:	af00      	add	r7, sp, #0
  400a86:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400a88:	687b      	ldr	r3, [r7, #4]
  400a8a:	4a22      	ldr	r2, [pc, #136]	; (400b14 <system_init_flash+0x94>)
  400a8c:	4293      	cmp	r3, r2
  400a8e:	d808      	bhi.n	400aa2 <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400a90:	4b21      	ldr	r3, [pc, #132]	; (400b18 <system_init_flash+0x98>)
  400a92:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400a96:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400a98:	4b20      	ldr	r3, [pc, #128]	; (400b1c <system_init_flash+0x9c>)
  400a9a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400a9e:	601a      	str	r2, [r3, #0]
  400aa0:	e033      	b.n	400b0a <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400aa2:	687b      	ldr	r3, [r7, #4]
  400aa4:	4a1e      	ldr	r2, [pc, #120]	; (400b20 <system_init_flash+0xa0>)
  400aa6:	4293      	cmp	r3, r2
  400aa8:	d806      	bhi.n	400ab8 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400aaa:	4b1b      	ldr	r3, [pc, #108]	; (400b18 <system_init_flash+0x98>)
  400aac:	4a1d      	ldr	r2, [pc, #116]	; (400b24 <system_init_flash+0xa4>)
  400aae:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400ab0:	4b1a      	ldr	r3, [pc, #104]	; (400b1c <system_init_flash+0x9c>)
  400ab2:	4a1c      	ldr	r2, [pc, #112]	; (400b24 <system_init_flash+0xa4>)
  400ab4:	601a      	str	r2, [r3, #0]
  400ab6:	e028      	b.n	400b0a <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400ab8:	687b      	ldr	r3, [r7, #4]
  400aba:	4a1b      	ldr	r2, [pc, #108]	; (400b28 <system_init_flash+0xa8>)
  400abc:	4293      	cmp	r3, r2
  400abe:	d806      	bhi.n	400ace <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ac0:	4b15      	ldr	r3, [pc, #84]	; (400b18 <system_init_flash+0x98>)
  400ac2:	4a1a      	ldr	r2, [pc, #104]	; (400b2c <system_init_flash+0xac>)
  400ac4:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ac6:	4b15      	ldr	r3, [pc, #84]	; (400b1c <system_init_flash+0x9c>)
  400ac8:	4a18      	ldr	r2, [pc, #96]	; (400b2c <system_init_flash+0xac>)
  400aca:	601a      	str	r2, [r3, #0]
  400acc:	e01d      	b.n	400b0a <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400ace:	687b      	ldr	r3, [r7, #4]
  400ad0:	4a17      	ldr	r2, [pc, #92]	; (400b30 <system_init_flash+0xb0>)
  400ad2:	4293      	cmp	r3, r2
  400ad4:	d806      	bhi.n	400ae4 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400ad6:	4b10      	ldr	r3, [pc, #64]	; (400b18 <system_init_flash+0x98>)
  400ad8:	4a16      	ldr	r2, [pc, #88]	; (400b34 <system_init_flash+0xb4>)
  400ada:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400adc:	4b0f      	ldr	r3, [pc, #60]	; (400b1c <system_init_flash+0x9c>)
  400ade:	4a15      	ldr	r2, [pc, #84]	; (400b34 <system_init_flash+0xb4>)
  400ae0:	601a      	str	r2, [r3, #0]
  400ae2:	e012      	b.n	400b0a <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400ae4:	687b      	ldr	r3, [r7, #4]
  400ae6:	4a14      	ldr	r2, [pc, #80]	; (400b38 <system_init_flash+0xb8>)
  400ae8:	4293      	cmp	r3, r2
  400aea:	d808      	bhi.n	400afe <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400aec:	4b0a      	ldr	r3, [pc, #40]	; (400b18 <system_init_flash+0x98>)
  400aee:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400af2:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400af4:	4b09      	ldr	r3, [pc, #36]	; (400b1c <system_init_flash+0x9c>)
  400af6:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400afa:	601a      	str	r2, [r3, #0]
  400afc:	e005      	b.n	400b0a <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400afe:	4b06      	ldr	r3, [pc, #24]	; (400b18 <system_init_flash+0x98>)
  400b00:	4a0e      	ldr	r2, [pc, #56]	; (400b3c <system_init_flash+0xbc>)
  400b02:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400b04:	4b05      	ldr	r3, [pc, #20]	; (400b1c <system_init_flash+0x9c>)
  400b06:	4a0d      	ldr	r2, [pc, #52]	; (400b3c <system_init_flash+0xbc>)
  400b08:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  400b0a:	370c      	adds	r7, #12
  400b0c:	46bd      	mov	sp, r7
  400b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b12:	4770      	bx	lr
  400b14:	01312cff 	.word	0x01312cff
  400b18:	400e0a00 	.word	0x400e0a00
  400b1c:	400e0c00 	.word	0x400e0c00
  400b20:	026259ff 	.word	0x026259ff
  400b24:	04000100 	.word	0x04000100
  400b28:	039386ff 	.word	0x039386ff
  400b2c:	04000200 	.word	0x04000200
  400b30:	04c4b3ff 	.word	0x04c4b3ff
  400b34:	04000300 	.word	0x04000300
  400b38:	05f5e0ff 	.word	0x05f5e0ff
  400b3c:	04000500 	.word	0x04000500

00400b40 <_pmc_enable_clock_periferico>:
/**
 * inclui o head do pmc
 */
#include "pmc_maua.h"

uint32_t _pmc_enable_clock_periferico(uint32_t ID){
  400b40:	b480      	push	{r7}
  400b42:	b083      	sub	sp, #12
  400b44:	af00      	add	r7, sp, #0
  400b46:	6078      	str	r0, [r7, #4]
     * os clocks dos perifericos,  necessrio testarmos
     * antes para saber em qual deve ser salvo.
     *
     * O ID mximo para o PMC_PCER0  32
     */
    if(ID< 32){
  400b48:	687b      	ldr	r3, [r7, #4]
  400b4a:	2b1f      	cmp	r3, #31
  400b4c:	d806      	bhi.n	400b5c <_pmc_enable_clock_periferico+0x1c>
        PMC->PMC_PCER0 = (1 << ID);
  400b4e:	4a0a      	ldr	r2, [pc, #40]	; (400b78 <_pmc_enable_clock_periferico+0x38>)
  400b50:	687b      	ldr	r3, [r7, #4]
  400b52:	2101      	movs	r1, #1
  400b54:	fa01 f303 	lsl.w	r3, r1, r3
  400b58:	6113      	str	r3, [r2, #16]
  400b5a:	e006      	b.n	400b6a <_pmc_enable_clock_periferico+0x2a>
    }
    else{
        PMC->PMC_PCER1 = (1 << ID);
  400b5c:	4a06      	ldr	r2, [pc, #24]	; (400b78 <_pmc_enable_clock_periferico+0x38>)
  400b5e:	687b      	ldr	r3, [r7, #4]
  400b60:	2101      	movs	r1, #1
  400b62:	fa01 f303 	lsl.w	r3, r1, r3
  400b66:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
    }

    /**
     * @brief qual seria a situao que retornariamos 1 ?
     */
    return(0);
  400b6a:	2300      	movs	r3, #0
}
  400b6c:	4618      	mov	r0, r3
  400b6e:	370c      	adds	r7, #12
  400b70:	46bd      	mov	sp, r7
  400b72:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b76:	4770      	bx	lr
  400b78:	400e0400 	.word	0x400e0400

00400b7c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400b7c:	b480      	push	{r7}
  400b7e:	b083      	sub	sp, #12
  400b80:	af00      	add	r7, sp, #0
  400b82:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400b84:	687b      	ldr	r3, [r7, #4]
  400b86:	2b07      	cmp	r3, #7
  400b88:	d825      	bhi.n	400bd6 <osc_get_rate+0x5a>
  400b8a:	a201      	add	r2, pc, #4	; (adr r2, 400b90 <osc_get_rate+0x14>)
  400b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b90:	00400bb1 	.word	0x00400bb1
  400b94:	00400bb7 	.word	0x00400bb7
  400b98:	00400bbd 	.word	0x00400bbd
  400b9c:	00400bc3 	.word	0x00400bc3
  400ba0:	00400bc7 	.word	0x00400bc7
  400ba4:	00400bcb 	.word	0x00400bcb
  400ba8:	00400bcf 	.word	0x00400bcf
  400bac:	00400bd3 	.word	0x00400bd3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400bb0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400bb4:	e010      	b.n	400bd8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400bb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400bba:	e00d      	b.n	400bd8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400bbc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400bc0:	e00a      	b.n	400bd8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400bc2:	4b08      	ldr	r3, [pc, #32]	; (400be4 <osc_get_rate+0x68>)
  400bc4:	e008      	b.n	400bd8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400bc6:	4b08      	ldr	r3, [pc, #32]	; (400be8 <osc_get_rate+0x6c>)
  400bc8:	e006      	b.n	400bd8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400bca:	4b08      	ldr	r3, [pc, #32]	; (400bec <osc_get_rate+0x70>)
  400bcc:	e004      	b.n	400bd8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400bce:	4b07      	ldr	r3, [pc, #28]	; (400bec <osc_get_rate+0x70>)
  400bd0:	e002      	b.n	400bd8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400bd2:	4b06      	ldr	r3, [pc, #24]	; (400bec <osc_get_rate+0x70>)
  400bd4:	e000      	b.n	400bd8 <osc_get_rate+0x5c>
	}

	return 0;
  400bd6:	2300      	movs	r3, #0
}
  400bd8:	4618      	mov	r0, r3
  400bda:	370c      	adds	r7, #12
  400bdc:	46bd      	mov	sp, r7
  400bde:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be2:	4770      	bx	lr
  400be4:	003d0900 	.word	0x003d0900
  400be8:	007a1200 	.word	0x007a1200
  400bec:	00b71b00 	.word	0x00b71b00

00400bf0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400bf0:	b580      	push	{r7, lr}
  400bf2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400bf4:	2006      	movs	r0, #6
  400bf6:	4b04      	ldr	r3, [pc, #16]	; (400c08 <sysclk_get_main_hz+0x18>)
  400bf8:	4798      	blx	r3
  400bfa:	4602      	mov	r2, r0
  400bfc:	4613      	mov	r3, r2
  400bfe:	009b      	lsls	r3, r3, #2
  400c00:	4413      	add	r3, r2
  400c02:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400c04:	4618      	mov	r0, r3
  400c06:	bd80      	pop	{r7, pc}
  400c08:	00400b7d 	.word	0x00400b7d

00400c0c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400c0c:	b580      	push	{r7, lr}
  400c0e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400c10:	4b02      	ldr	r3, [pc, #8]	; (400c1c <sysclk_get_cpu_hz+0x10>)
  400c12:	4798      	blx	r3
  400c14:	4603      	mov	r3, r0
  400c16:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400c18:	4618      	mov	r0, r3
  400c1a:	bd80      	pop	{r7, pc}
  400c1c:	00400bf1 	.word	0x00400bf1

00400c20 <main>:
 * 6. ativa a o pino como modo output
 * 7. coloca o HIGH no pino
 */

int main (void)
{
  400c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c24:	b083      	sub	sp, #12
  400c26:	af00      	add	r7, sp, #0

	/**
	* Inicializando o clock do uP
	*/
	sysclk_init();
  400c28:	4b64      	ldr	r3, [pc, #400]	; (400dbc <main+0x19c>)
  400c2a:	4798      	blx	r3
	
	/** 
	*  Desabilitando o WathDog do uP
	*/
	WDT->WDT_MR = WDT_MR_WDDIS;
  400c2c:	4b64      	ldr	r3, [pc, #400]	; (400dc0 <main+0x1a0>)
  400c2e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c32:	605a      	str	r2, [r3, #4]
		
	// 29.17.4 PMC Peripheral Clock Enable Register 0
	// 1: Enables the corresponding peripheral clock.
	// ID_PIOA = 11 - TAB 11-1
	_pmc_enable_clock_periferico(ID_PIOA);
  400c34:	200b      	movs	r0, #11
  400c36:	4b63      	ldr	r3, [pc, #396]	; (400dc4 <main+0x1a4>)
  400c38:	4798      	blx	r3
	_pmc_enable_clock_periferico(ID_PIOB);
  400c3a:	200c      	movs	r0, #12
  400c3c:	4b61      	ldr	r3, [pc, #388]	; (400dc4 <main+0x1a4>)
  400c3e:	4798      	blx	r3
	_pmc_enable_clock_periferico(ID_PIOC);
  400c40:	200d      	movs	r0, #13
  400c42:	4b60      	ldr	r3, [pc, #384]	; (400dc4 <main+0x1a4>)
  400c44:	4798      	blx	r3
	
	// 31.6.46 PIO Write Protection Mode Register
	// 0: Disables the write protection if WPKEY corresponds to 0x50494F (PIO in ASCII).
	PIOA->PIO_WPMR = 0;
  400c46:	4b60      	ldr	r3, [pc, #384]	; (400dc8 <main+0x1a8>)
  400c48:	2200      	movs	r2, #0
  400c4a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOC->PIO_WPMR = 0;
  400c4e:	4b5f      	ldr	r3, [pc, #380]	; (400dcc <main+0x1ac>)
  400c50:	2200      	movs	r2, #0
  400c52:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOB->PIO_WPMR = 0;
  400c56:	4b5e      	ldr	r3, [pc, #376]	; (400dd0 <main+0x1b0>)
  400c58:	2200      	movs	r2, #0
  400c5a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4

	 //31.6.1 PIO Enable Register
	// 1: Enables the PIO to control the corresponding pin (disables peripheral control of the pin).	
	PIOA->PIO_PER = (1 << PIN_LED_BLUE );
  400c5e:	4b5a      	ldr	r3, [pc, #360]	; (400dc8 <main+0x1a8>)
  400c60:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400c64:	601a      	str	r2, [r3, #0]
	PIOA->PIO_PER = (1 << PIN_LED_GREEN );
  400c66:	4b58      	ldr	r3, [pc, #352]	; (400dc8 <main+0x1a8>)
  400c68:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400c6c:	601a      	str	r2, [r3, #0]
	PIOC->PIO_PER = (1 << PIN_LED_RED );
  400c6e:	4b57      	ldr	r3, [pc, #348]	; (400dcc <main+0x1ac>)
  400c70:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400c74:	601a      	str	r2, [r3, #0]
	PIOB->PIO_PER = (1 << PIN_PUSHBUTTON_1);
  400c76:	4b56      	ldr	r3, [pc, #344]	; (400dd0 <main+0x1b0>)
  400c78:	2208      	movs	r2, #8
  400c7a:	601a      	str	r2, [r3, #0]

	
	// 31.5.6: PIO disable buffer
	PIOB->PIO_ODR = (1 << PIN_PUSHBUTTON_1);
  400c7c:	4b54      	ldr	r3, [pc, #336]	; (400dd0 <main+0x1b0>)
  400c7e:	2208      	movs	r2, #8
  400c80:	615a      	str	r2, [r3, #20]

	
	//31.5.6: Pull up enable
	PIOB->PIO_PUER = (1 << PIN_PUSHBUTTON_1);	
  400c82:	4b53      	ldr	r3, [pc, #332]	; (400dd0 <main+0x1b0>)
  400c84:	2208      	movs	r2, #8
  400c86:	665a      	str	r2, [r3, #100]	; 0x64
	
	//PIOB->PIO_IFDR = (1 << PIN_PUSHBUTTON_1);
	PIOB->PIO_IFSCER = (1 << PIN_PUSHBUTTON_1);
  400c88:	4b51      	ldr	r3, [pc, #324]	; (400dd0 <main+0x1b0>)
  400c8a:	2208      	movs	r2, #8
  400c8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	

	// 31.6.4 PIO Output Enable Register
	// 1: Enables the output on the I/O line.
	PIOA->PIO_OER =  (1 << PIN_LED_BLUE );
  400c90:	4b4d      	ldr	r3, [pc, #308]	; (400dc8 <main+0x1a8>)
  400c92:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400c96:	611a      	str	r2, [r3, #16]
	PIOA->PIO_OER =  (1 << PIN_LED_GREEN );
  400c98:	4b4b      	ldr	r3, [pc, #300]	; (400dc8 <main+0x1a8>)
  400c9a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400c9e:	611a      	str	r2, [r3, #16]
	PIOC->PIO_OER =  (1 << PIN_LED_RED );
  400ca0:	4b4a      	ldr	r3, [pc, #296]	; (400dcc <main+0x1ac>)
  400ca2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400ca6:	611a      	str	r2, [r3, #16]
	*/
		while(1){
			
			/* WHile para verificar se o boto USRPB1 foi pressionado */
			
			if ( ((PIOB->PIO_PDSR >> PIN_PUSHBUTTON_1) & 1)  == 0){
  400ca8:	4b49      	ldr	r3, [pc, #292]	; (400dd0 <main+0x1b0>)
  400caa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400cac:	08db      	lsrs	r3, r3, #3
  400cae:	f003 0301 	and.w	r3, r3, #1
  400cb2:	2b00      	cmp	r3, #0
  400cb4:	d13e      	bne.n	400d34 <main+0x114>
				PIOA->PIO_CODR = (1 << PIN_LED_BLUE );
  400cb6:	4b44      	ldr	r3, [pc, #272]	; (400dc8 <main+0x1a8>)
  400cb8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400cbc:	635a      	str	r2, [r3, #52]	; 0x34
				PIOC->PIO_SODR = (1 << PIN_LED_RED );
  400cbe:	4b43      	ldr	r3, [pc, #268]	; (400dcc <main+0x1ac>)
  400cc0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400cc4:	631a      	str	r2, [r3, #48]	; 0x30
				delay_ms(200);
  400cc6:	4b43      	ldr	r3, [pc, #268]	; (400dd4 <main+0x1b4>)
  400cc8:	4798      	blx	r3
  400cca:	4603      	mov	r3, r0
  400ccc:	4618      	mov	r0, r3
  400cce:	f04f 0100 	mov.w	r1, #0
  400cd2:	4602      	mov	r2, r0
  400cd4:	460b      	mov	r3, r1
  400cd6:	1892      	adds	r2, r2, r2
  400cd8:	eb43 0303 	adc.w	r3, r3, r3
  400cdc:	1812      	adds	r2, r2, r0
  400cde:	eb43 0301 	adc.w	r3, r3, r1
  400ce2:	00dd      	lsls	r5, r3, #3
  400ce4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
  400ce8:	00d4      	lsls	r4, r2, #3
  400cea:	4622      	mov	r2, r4
  400cec:	462b      	mov	r3, r5
  400cee:	1812      	adds	r2, r2, r0
  400cf0:	eb43 0301 	adc.w	r3, r3, r1
  400cf4:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  400cf8:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
  400cfc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
  400d00:	4642      	mov	r2, r8
  400d02:	464b      	mov	r3, r9
  400d04:	4610      	mov	r0, r2
  400d06:	4619      	mov	r1, r3
  400d08:	f243 62af 	movw	r2, #13999	; 0x36af
  400d0c:	f04f 0300 	mov.w	r3, #0
  400d10:	1812      	adds	r2, r2, r0
  400d12:	eb43 0301 	adc.w	r3, r3, r1
  400d16:	4e30      	ldr	r6, [pc, #192]	; (400dd8 <main+0x1b8>)
  400d18:	4610      	mov	r0, r2
  400d1a:	4619      	mov	r1, r3
  400d1c:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400d20:	f04f 0300 	mov.w	r3, #0
  400d24:	47b0      	blx	r6
  400d26:	4602      	mov	r2, r0
  400d28:	460b      	mov	r3, r1
  400d2a:	4613      	mov	r3, r2
  400d2c:	4618      	mov	r0, r3
  400d2e:	4b2b      	ldr	r3, [pc, #172]	; (400ddc <main+0x1bc>)
  400d30:	4798      	blx	r3
  400d32:	e041      	b.n	400db8 <main+0x198>
			}
			else {
				PIOA->PIO_SODR = (1 << PIN_LED_BLUE );
  400d34:	4b24      	ldr	r3, [pc, #144]	; (400dc8 <main+0x1a8>)
  400d36:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400d3a:	631a      	str	r2, [r3, #48]	; 0x30
				PIOC->PIO_CODR = (1 << PIN_LED_RED );
  400d3c:	4b23      	ldr	r3, [pc, #140]	; (400dcc <main+0x1ac>)
  400d3e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400d42:	635a      	str	r2, [r3, #52]	; 0x34
				delay_ms(200);
  400d44:	4b23      	ldr	r3, [pc, #140]	; (400dd4 <main+0x1b4>)
  400d46:	4798      	blx	r3
  400d48:	4603      	mov	r3, r0
  400d4a:	4618      	mov	r0, r3
  400d4c:	f04f 0100 	mov.w	r1, #0
  400d50:	4602      	mov	r2, r0
  400d52:	460b      	mov	r3, r1
  400d54:	1892      	adds	r2, r2, r2
  400d56:	eb43 0303 	adc.w	r3, r3, r3
  400d5a:	1812      	adds	r2, r2, r0
  400d5c:	eb43 0301 	adc.w	r3, r3, r1
  400d60:	ea4f 0bc3 	mov.w	fp, r3, lsl #3
  400d64:	ea4b 7b52 	orr.w	fp, fp, r2, lsr #29
  400d68:	ea4f 0ac2 	mov.w	sl, r2, lsl #3
  400d6c:	4652      	mov	r2, sl
  400d6e:	465b      	mov	r3, fp
  400d70:	1812      	adds	r2, r2, r0
  400d72:	eb43 0301 	adc.w	r3, r3, r1
  400d76:	00d9      	lsls	r1, r3, #3
  400d78:	6079      	str	r1, [r7, #4]
  400d7a:	6879      	ldr	r1, [r7, #4]
  400d7c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
  400d80:	6079      	str	r1, [r7, #4]
  400d82:	00d3      	lsls	r3, r2, #3
  400d84:	603b      	str	r3, [r7, #0]
  400d86:	e9d7 2300 	ldrd	r2, r3, [r7]
  400d8a:	4610      	mov	r0, r2
  400d8c:	4619      	mov	r1, r3
  400d8e:	f243 62af 	movw	r2, #13999	; 0x36af
  400d92:	f04f 0300 	mov.w	r3, #0
  400d96:	1812      	adds	r2, r2, r0
  400d98:	eb43 0301 	adc.w	r3, r3, r1
  400d9c:	4e0e      	ldr	r6, [pc, #56]	; (400dd8 <main+0x1b8>)
  400d9e:	4610      	mov	r0, r2
  400da0:	4619      	mov	r1, r3
  400da2:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400da6:	f04f 0300 	mov.w	r3, #0
  400daa:	47b0      	blx	r6
  400dac:	4602      	mov	r2, r0
  400dae:	460b      	mov	r3, r1
  400db0:	4613      	mov	r3, r2
  400db2:	4618      	mov	r0, r3
  400db4:	4b09      	ldr	r3, [pc, #36]	; (400ddc <main+0x1bc>)
  400db6:	4798      	blx	r3
				PIOC->PIO_CODR = (1 << PIN_LED_RED );
				delay_ms(TEMPO*2);
			}
			*/
	
	}
  400db8:	e776      	b.n	400ca8 <main+0x88>
  400dba:	bf00      	nop
  400dbc:	00400405 	.word	0x00400405
  400dc0:	400e1450 	.word	0x400e1450
  400dc4:	00400b41 	.word	0x00400b41
  400dc8:	400e0e00 	.word	0x400e0e00
  400dcc:	400e1200 	.word	0x400e1200
  400dd0:	400e1000 	.word	0x400e1000
  400dd4:	00400c0d 	.word	0x00400c0d
  400dd8:	00400de1 	.word	0x00400de1
  400ddc:	20000001 	.word	0x20000001

00400de0 <__aeabi_uldivmod>:
  400de0:	b953      	cbnz	r3, 400df8 <__aeabi_uldivmod+0x18>
  400de2:	b94a      	cbnz	r2, 400df8 <__aeabi_uldivmod+0x18>
  400de4:	2900      	cmp	r1, #0
  400de6:	bf08      	it	eq
  400de8:	2800      	cmpeq	r0, #0
  400dea:	bf1c      	itt	ne
  400dec:	f04f 31ff 	movne.w	r1, #4294967295
  400df0:	f04f 30ff 	movne.w	r0, #4294967295
  400df4:	f000 b83c 	b.w	400e70 <__aeabi_idiv0>
  400df8:	b082      	sub	sp, #8
  400dfa:	46ec      	mov	ip, sp
  400dfc:	e92d 5000 	stmdb	sp!, {ip, lr}
  400e00:	f000 f81e 	bl	400e40 <__gnu_uldivmod_helper>
  400e04:	f8dd e004 	ldr.w	lr, [sp, #4]
  400e08:	b002      	add	sp, #8
  400e0a:	bc0c      	pop	{r2, r3}
  400e0c:	4770      	bx	lr
  400e0e:	bf00      	nop

00400e10 <__gnu_ldivmod_helper>:
  400e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e14:	9c06      	ldr	r4, [sp, #24]
  400e16:	4615      	mov	r5, r2
  400e18:	4606      	mov	r6, r0
  400e1a:	460f      	mov	r7, r1
  400e1c:	4698      	mov	r8, r3
  400e1e:	f000 f829 	bl	400e74 <__divdi3>
  400e22:	fb05 f301 	mul.w	r3, r5, r1
  400e26:	fb00 3808 	mla	r8, r0, r8, r3
  400e2a:	fba5 2300 	umull	r2, r3, r5, r0
  400e2e:	1ab2      	subs	r2, r6, r2
  400e30:	4443      	add	r3, r8
  400e32:	eb67 0303 	sbc.w	r3, r7, r3
  400e36:	e9c4 2300 	strd	r2, r3, [r4]
  400e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e3e:	bf00      	nop

00400e40 <__gnu_uldivmod_helper>:
  400e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e44:	9c06      	ldr	r4, [sp, #24]
  400e46:	4690      	mov	r8, r2
  400e48:	4606      	mov	r6, r0
  400e4a:	460f      	mov	r7, r1
  400e4c:	461d      	mov	r5, r3
  400e4e:	f000 f95f 	bl	401110 <__udivdi3>
  400e52:	fb00 f505 	mul.w	r5, r0, r5
  400e56:	fba0 2308 	umull	r2, r3, r0, r8
  400e5a:	fb08 5501 	mla	r5, r8, r1, r5
  400e5e:	1ab2      	subs	r2, r6, r2
  400e60:	442b      	add	r3, r5
  400e62:	eb67 0303 	sbc.w	r3, r7, r3
  400e66:	e9c4 2300 	strd	r2, r3, [r4]
  400e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e6e:	bf00      	nop

00400e70 <__aeabi_idiv0>:
  400e70:	4770      	bx	lr
  400e72:	bf00      	nop

00400e74 <__divdi3>:
  400e74:	2900      	cmp	r1, #0
  400e76:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400e7a:	f2c0 80a6 	blt.w	400fca <__divdi3+0x156>
  400e7e:	2600      	movs	r6, #0
  400e80:	2b00      	cmp	r3, #0
  400e82:	f2c0 809c 	blt.w	400fbe <__divdi3+0x14a>
  400e86:	4688      	mov	r8, r1
  400e88:	4694      	mov	ip, r2
  400e8a:	469e      	mov	lr, r3
  400e8c:	4615      	mov	r5, r2
  400e8e:	4604      	mov	r4, r0
  400e90:	460f      	mov	r7, r1
  400e92:	2b00      	cmp	r3, #0
  400e94:	d13d      	bne.n	400f12 <__divdi3+0x9e>
  400e96:	428a      	cmp	r2, r1
  400e98:	d959      	bls.n	400f4e <__divdi3+0xda>
  400e9a:	fab2 f382 	clz	r3, r2
  400e9e:	b13b      	cbz	r3, 400eb0 <__divdi3+0x3c>
  400ea0:	f1c3 0220 	rsb	r2, r3, #32
  400ea4:	409f      	lsls	r7, r3
  400ea6:	fa20 f202 	lsr.w	r2, r0, r2
  400eaa:	409d      	lsls	r5, r3
  400eac:	4317      	orrs	r7, r2
  400eae:	409c      	lsls	r4, r3
  400eb0:	0c29      	lsrs	r1, r5, #16
  400eb2:	0c22      	lsrs	r2, r4, #16
  400eb4:	fbb7 fef1 	udiv	lr, r7, r1
  400eb8:	b2a8      	uxth	r0, r5
  400eba:	fb01 771e 	mls	r7, r1, lr, r7
  400ebe:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  400ec2:	fb00 f30e 	mul.w	r3, r0, lr
  400ec6:	42bb      	cmp	r3, r7
  400ec8:	d90a      	bls.n	400ee0 <__divdi3+0x6c>
  400eca:	197f      	adds	r7, r7, r5
  400ecc:	f10e 32ff 	add.w	r2, lr, #4294967295
  400ed0:	f080 8105 	bcs.w	4010de <__divdi3+0x26a>
  400ed4:	42bb      	cmp	r3, r7
  400ed6:	f240 8102 	bls.w	4010de <__divdi3+0x26a>
  400eda:	f1ae 0e02 	sub.w	lr, lr, #2
  400ede:	442f      	add	r7, r5
  400ee0:	1aff      	subs	r7, r7, r3
  400ee2:	b2a4      	uxth	r4, r4
  400ee4:	fbb7 f3f1 	udiv	r3, r7, r1
  400ee8:	fb01 7713 	mls	r7, r1, r3, r7
  400eec:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  400ef0:	fb00 f003 	mul.w	r0, r0, r3
  400ef4:	42b8      	cmp	r0, r7
  400ef6:	d908      	bls.n	400f0a <__divdi3+0x96>
  400ef8:	197f      	adds	r7, r7, r5
  400efa:	f103 32ff 	add.w	r2, r3, #4294967295
  400efe:	f080 80f0 	bcs.w	4010e2 <__divdi3+0x26e>
  400f02:	42b8      	cmp	r0, r7
  400f04:	f240 80ed 	bls.w	4010e2 <__divdi3+0x26e>
  400f08:	3b02      	subs	r3, #2
  400f0a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  400f0e:	2200      	movs	r2, #0
  400f10:	e003      	b.n	400f1a <__divdi3+0xa6>
  400f12:	428b      	cmp	r3, r1
  400f14:	d90f      	bls.n	400f36 <__divdi3+0xc2>
  400f16:	2200      	movs	r2, #0
  400f18:	4613      	mov	r3, r2
  400f1a:	1c34      	adds	r4, r6, #0
  400f1c:	bf18      	it	ne
  400f1e:	2401      	movne	r4, #1
  400f20:	4260      	negs	r0, r4
  400f22:	f04f 0500 	mov.w	r5, #0
  400f26:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  400f2a:	4058      	eors	r0, r3
  400f2c:	4051      	eors	r1, r2
  400f2e:	1900      	adds	r0, r0, r4
  400f30:	4169      	adcs	r1, r5
  400f32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400f36:	fab3 f283 	clz	r2, r3
  400f3a:	2a00      	cmp	r2, #0
  400f3c:	f040 8086 	bne.w	40104c <__divdi3+0x1d8>
  400f40:	428b      	cmp	r3, r1
  400f42:	d302      	bcc.n	400f4a <__divdi3+0xd6>
  400f44:	4584      	cmp	ip, r0
  400f46:	f200 80db 	bhi.w	401100 <__divdi3+0x28c>
  400f4a:	2301      	movs	r3, #1
  400f4c:	e7e5      	b.n	400f1a <__divdi3+0xa6>
  400f4e:	b912      	cbnz	r2, 400f56 <__divdi3+0xe2>
  400f50:	2301      	movs	r3, #1
  400f52:	fbb3 f5f2 	udiv	r5, r3, r2
  400f56:	fab5 f085 	clz	r0, r5
  400f5a:	2800      	cmp	r0, #0
  400f5c:	d13b      	bne.n	400fd6 <__divdi3+0x162>
  400f5e:	1b78      	subs	r0, r7, r5
  400f60:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  400f64:	fa1f fc85 	uxth.w	ip, r5
  400f68:	2201      	movs	r2, #1
  400f6a:	fbb0 f8fe 	udiv	r8, r0, lr
  400f6e:	0c21      	lsrs	r1, r4, #16
  400f70:	fb0e 0718 	mls	r7, lr, r8, r0
  400f74:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  400f78:	fb0c f308 	mul.w	r3, ip, r8
  400f7c:	42bb      	cmp	r3, r7
  400f7e:	d907      	bls.n	400f90 <__divdi3+0x11c>
  400f80:	197f      	adds	r7, r7, r5
  400f82:	f108 31ff 	add.w	r1, r8, #4294967295
  400f86:	d202      	bcs.n	400f8e <__divdi3+0x11a>
  400f88:	42bb      	cmp	r3, r7
  400f8a:	f200 80bd 	bhi.w	401108 <__divdi3+0x294>
  400f8e:	4688      	mov	r8, r1
  400f90:	1aff      	subs	r7, r7, r3
  400f92:	b2a4      	uxth	r4, r4
  400f94:	fbb7 f3fe 	udiv	r3, r7, lr
  400f98:	fb0e 7713 	mls	r7, lr, r3, r7
  400f9c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  400fa0:	fb0c fc03 	mul.w	ip, ip, r3
  400fa4:	45bc      	cmp	ip, r7
  400fa6:	d907      	bls.n	400fb8 <__divdi3+0x144>
  400fa8:	197f      	adds	r7, r7, r5
  400faa:	f103 31ff 	add.w	r1, r3, #4294967295
  400fae:	d202      	bcs.n	400fb6 <__divdi3+0x142>
  400fb0:	45bc      	cmp	ip, r7
  400fb2:	f200 80a7 	bhi.w	401104 <__divdi3+0x290>
  400fb6:	460b      	mov	r3, r1
  400fb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  400fbc:	e7ad      	b.n	400f1a <__divdi3+0xa6>
  400fbe:	4252      	negs	r2, r2
  400fc0:	ea6f 0606 	mvn.w	r6, r6
  400fc4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  400fc8:	e75d      	b.n	400e86 <__divdi3+0x12>
  400fca:	4240      	negs	r0, r0
  400fcc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  400fd0:	f04f 36ff 	mov.w	r6, #4294967295
  400fd4:	e754      	b.n	400e80 <__divdi3+0xc>
  400fd6:	f1c0 0220 	rsb	r2, r0, #32
  400fda:	fa24 f102 	lsr.w	r1, r4, r2
  400fde:	fa07 f300 	lsl.w	r3, r7, r0
  400fe2:	4085      	lsls	r5, r0
  400fe4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  400fe8:	40d7      	lsrs	r7, r2
  400fea:	4319      	orrs	r1, r3
  400fec:	fbb7 f2fe 	udiv	r2, r7, lr
  400ff0:	0c0b      	lsrs	r3, r1, #16
  400ff2:	fb0e 7712 	mls	r7, lr, r2, r7
  400ff6:	fa1f fc85 	uxth.w	ip, r5
  400ffa:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  400ffe:	fb0c f702 	mul.w	r7, ip, r2
  401002:	429f      	cmp	r7, r3
  401004:	fa04 f400 	lsl.w	r4, r4, r0
  401008:	d907      	bls.n	40101a <__divdi3+0x1a6>
  40100a:	195b      	adds	r3, r3, r5
  40100c:	f102 30ff 	add.w	r0, r2, #4294967295
  401010:	d274      	bcs.n	4010fc <__divdi3+0x288>
  401012:	429f      	cmp	r7, r3
  401014:	d972      	bls.n	4010fc <__divdi3+0x288>
  401016:	3a02      	subs	r2, #2
  401018:	442b      	add	r3, r5
  40101a:	1bdf      	subs	r7, r3, r7
  40101c:	b289      	uxth	r1, r1
  40101e:	fbb7 f8fe 	udiv	r8, r7, lr
  401022:	fb0e 7318 	mls	r3, lr, r8, r7
  401026:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  40102a:	fb0c f708 	mul.w	r7, ip, r8
  40102e:	429f      	cmp	r7, r3
  401030:	d908      	bls.n	401044 <__divdi3+0x1d0>
  401032:	195b      	adds	r3, r3, r5
  401034:	f108 31ff 	add.w	r1, r8, #4294967295
  401038:	d25c      	bcs.n	4010f4 <__divdi3+0x280>
  40103a:	429f      	cmp	r7, r3
  40103c:	d95a      	bls.n	4010f4 <__divdi3+0x280>
  40103e:	f1a8 0802 	sub.w	r8, r8, #2
  401042:	442b      	add	r3, r5
  401044:	1bd8      	subs	r0, r3, r7
  401046:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40104a:	e78e      	b.n	400f6a <__divdi3+0xf6>
  40104c:	f1c2 0320 	rsb	r3, r2, #32
  401050:	fa2c f103 	lsr.w	r1, ip, r3
  401054:	fa0e fe02 	lsl.w	lr, lr, r2
  401058:	fa20 f703 	lsr.w	r7, r0, r3
  40105c:	ea41 0e0e 	orr.w	lr, r1, lr
  401060:	fa08 f002 	lsl.w	r0, r8, r2
  401064:	fa28 f103 	lsr.w	r1, r8, r3
  401068:	ea4f 451e 	mov.w	r5, lr, lsr #16
  40106c:	4338      	orrs	r0, r7
  40106e:	fbb1 f8f5 	udiv	r8, r1, r5
  401072:	0c03      	lsrs	r3, r0, #16
  401074:	fb05 1118 	mls	r1, r5, r8, r1
  401078:	fa1f f78e 	uxth.w	r7, lr
  40107c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  401080:	fb07 f308 	mul.w	r3, r7, r8
  401084:	428b      	cmp	r3, r1
  401086:	fa0c fc02 	lsl.w	ip, ip, r2
  40108a:	d909      	bls.n	4010a0 <__divdi3+0x22c>
  40108c:	eb11 010e 	adds.w	r1, r1, lr
  401090:	f108 39ff 	add.w	r9, r8, #4294967295
  401094:	d230      	bcs.n	4010f8 <__divdi3+0x284>
  401096:	428b      	cmp	r3, r1
  401098:	d92e      	bls.n	4010f8 <__divdi3+0x284>
  40109a:	f1a8 0802 	sub.w	r8, r8, #2
  40109e:	4471      	add	r1, lr
  4010a0:	1ac9      	subs	r1, r1, r3
  4010a2:	b280      	uxth	r0, r0
  4010a4:	fbb1 f3f5 	udiv	r3, r1, r5
  4010a8:	fb05 1113 	mls	r1, r5, r3, r1
  4010ac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4010b0:	fb07 f703 	mul.w	r7, r7, r3
  4010b4:	428f      	cmp	r7, r1
  4010b6:	d908      	bls.n	4010ca <__divdi3+0x256>
  4010b8:	eb11 010e 	adds.w	r1, r1, lr
  4010bc:	f103 30ff 	add.w	r0, r3, #4294967295
  4010c0:	d216      	bcs.n	4010f0 <__divdi3+0x27c>
  4010c2:	428f      	cmp	r7, r1
  4010c4:	d914      	bls.n	4010f0 <__divdi3+0x27c>
  4010c6:	3b02      	subs	r3, #2
  4010c8:	4471      	add	r1, lr
  4010ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4010ce:	1bc9      	subs	r1, r1, r7
  4010d0:	fba3 890c 	umull	r8, r9, r3, ip
  4010d4:	4549      	cmp	r1, r9
  4010d6:	d309      	bcc.n	4010ec <__divdi3+0x278>
  4010d8:	d005      	beq.n	4010e6 <__divdi3+0x272>
  4010da:	2200      	movs	r2, #0
  4010dc:	e71d      	b.n	400f1a <__divdi3+0xa6>
  4010de:	4696      	mov	lr, r2
  4010e0:	e6fe      	b.n	400ee0 <__divdi3+0x6c>
  4010e2:	4613      	mov	r3, r2
  4010e4:	e711      	b.n	400f0a <__divdi3+0x96>
  4010e6:	4094      	lsls	r4, r2
  4010e8:	4544      	cmp	r4, r8
  4010ea:	d2f6      	bcs.n	4010da <__divdi3+0x266>
  4010ec:	3b01      	subs	r3, #1
  4010ee:	e7f4      	b.n	4010da <__divdi3+0x266>
  4010f0:	4603      	mov	r3, r0
  4010f2:	e7ea      	b.n	4010ca <__divdi3+0x256>
  4010f4:	4688      	mov	r8, r1
  4010f6:	e7a5      	b.n	401044 <__divdi3+0x1d0>
  4010f8:	46c8      	mov	r8, r9
  4010fa:	e7d1      	b.n	4010a0 <__divdi3+0x22c>
  4010fc:	4602      	mov	r2, r0
  4010fe:	e78c      	b.n	40101a <__divdi3+0x1a6>
  401100:	4613      	mov	r3, r2
  401102:	e70a      	b.n	400f1a <__divdi3+0xa6>
  401104:	3b02      	subs	r3, #2
  401106:	e757      	b.n	400fb8 <__divdi3+0x144>
  401108:	f1a8 0802 	sub.w	r8, r8, #2
  40110c:	442f      	add	r7, r5
  40110e:	e73f      	b.n	400f90 <__divdi3+0x11c>

00401110 <__udivdi3>:
  401110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401114:	2b00      	cmp	r3, #0
  401116:	d144      	bne.n	4011a2 <__udivdi3+0x92>
  401118:	428a      	cmp	r2, r1
  40111a:	4615      	mov	r5, r2
  40111c:	4604      	mov	r4, r0
  40111e:	d94f      	bls.n	4011c0 <__udivdi3+0xb0>
  401120:	fab2 f782 	clz	r7, r2
  401124:	460e      	mov	r6, r1
  401126:	b14f      	cbz	r7, 40113c <__udivdi3+0x2c>
  401128:	f1c7 0320 	rsb	r3, r7, #32
  40112c:	40b9      	lsls	r1, r7
  40112e:	fa20 f603 	lsr.w	r6, r0, r3
  401132:	fa02 f507 	lsl.w	r5, r2, r7
  401136:	430e      	orrs	r6, r1
  401138:	fa00 f407 	lsl.w	r4, r0, r7
  40113c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  401140:	0c23      	lsrs	r3, r4, #16
  401142:	fbb6 f0fe 	udiv	r0, r6, lr
  401146:	b2af      	uxth	r7, r5
  401148:	fb0e 6110 	mls	r1, lr, r0, r6
  40114c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  401150:	fb07 f100 	mul.w	r1, r7, r0
  401154:	4299      	cmp	r1, r3
  401156:	d909      	bls.n	40116c <__udivdi3+0x5c>
  401158:	195b      	adds	r3, r3, r5
  40115a:	f100 32ff 	add.w	r2, r0, #4294967295
  40115e:	f080 80ec 	bcs.w	40133a <__udivdi3+0x22a>
  401162:	4299      	cmp	r1, r3
  401164:	f240 80e9 	bls.w	40133a <__udivdi3+0x22a>
  401168:	3802      	subs	r0, #2
  40116a:	442b      	add	r3, r5
  40116c:	1a5a      	subs	r2, r3, r1
  40116e:	b2a4      	uxth	r4, r4
  401170:	fbb2 f3fe 	udiv	r3, r2, lr
  401174:	fb0e 2213 	mls	r2, lr, r3, r2
  401178:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  40117c:	fb07 f703 	mul.w	r7, r7, r3
  401180:	4297      	cmp	r7, r2
  401182:	d908      	bls.n	401196 <__udivdi3+0x86>
  401184:	1952      	adds	r2, r2, r5
  401186:	f103 31ff 	add.w	r1, r3, #4294967295
  40118a:	f080 80d8 	bcs.w	40133e <__udivdi3+0x22e>
  40118e:	4297      	cmp	r7, r2
  401190:	f240 80d5 	bls.w	40133e <__udivdi3+0x22e>
  401194:	3b02      	subs	r3, #2
  401196:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40119a:	2600      	movs	r6, #0
  40119c:	4631      	mov	r1, r6
  40119e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011a2:	428b      	cmp	r3, r1
  4011a4:	d847      	bhi.n	401236 <__udivdi3+0x126>
  4011a6:	fab3 f683 	clz	r6, r3
  4011aa:	2e00      	cmp	r6, #0
  4011ac:	d148      	bne.n	401240 <__udivdi3+0x130>
  4011ae:	428b      	cmp	r3, r1
  4011b0:	d302      	bcc.n	4011b8 <__udivdi3+0xa8>
  4011b2:	4282      	cmp	r2, r0
  4011b4:	f200 80cd 	bhi.w	401352 <__udivdi3+0x242>
  4011b8:	2001      	movs	r0, #1
  4011ba:	4631      	mov	r1, r6
  4011bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011c0:	b912      	cbnz	r2, 4011c8 <__udivdi3+0xb8>
  4011c2:	2501      	movs	r5, #1
  4011c4:	fbb5 f5f2 	udiv	r5, r5, r2
  4011c8:	fab5 f885 	clz	r8, r5
  4011cc:	f1b8 0f00 	cmp.w	r8, #0
  4011d0:	d177      	bne.n	4012c2 <__udivdi3+0x1b2>
  4011d2:	1b4a      	subs	r2, r1, r5
  4011d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4011d8:	b2af      	uxth	r7, r5
  4011da:	2601      	movs	r6, #1
  4011dc:	fbb2 f0fe 	udiv	r0, r2, lr
  4011e0:	0c23      	lsrs	r3, r4, #16
  4011e2:	fb0e 2110 	mls	r1, lr, r0, r2
  4011e6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  4011ea:	fb07 f300 	mul.w	r3, r7, r0
  4011ee:	428b      	cmp	r3, r1
  4011f0:	d907      	bls.n	401202 <__udivdi3+0xf2>
  4011f2:	1949      	adds	r1, r1, r5
  4011f4:	f100 32ff 	add.w	r2, r0, #4294967295
  4011f8:	d202      	bcs.n	401200 <__udivdi3+0xf0>
  4011fa:	428b      	cmp	r3, r1
  4011fc:	f200 80ba 	bhi.w	401374 <__udivdi3+0x264>
  401200:	4610      	mov	r0, r2
  401202:	1ac9      	subs	r1, r1, r3
  401204:	b2a4      	uxth	r4, r4
  401206:	fbb1 f3fe 	udiv	r3, r1, lr
  40120a:	fb0e 1113 	mls	r1, lr, r3, r1
  40120e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  401212:	fb07 f703 	mul.w	r7, r7, r3
  401216:	42a7      	cmp	r7, r4
  401218:	d908      	bls.n	40122c <__udivdi3+0x11c>
  40121a:	1964      	adds	r4, r4, r5
  40121c:	f103 32ff 	add.w	r2, r3, #4294967295
  401220:	f080 808f 	bcs.w	401342 <__udivdi3+0x232>
  401224:	42a7      	cmp	r7, r4
  401226:	f240 808c 	bls.w	401342 <__udivdi3+0x232>
  40122a:	3b02      	subs	r3, #2
  40122c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  401230:	4631      	mov	r1, r6
  401232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401236:	2600      	movs	r6, #0
  401238:	4630      	mov	r0, r6
  40123a:	4631      	mov	r1, r6
  40123c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401240:	f1c6 0420 	rsb	r4, r6, #32
  401244:	fa22 f504 	lsr.w	r5, r2, r4
  401248:	40b3      	lsls	r3, r6
  40124a:	432b      	orrs	r3, r5
  40124c:	fa20 fc04 	lsr.w	ip, r0, r4
  401250:	fa01 f706 	lsl.w	r7, r1, r6
  401254:	fa21 f504 	lsr.w	r5, r1, r4
  401258:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40125c:	ea4c 0707 	orr.w	r7, ip, r7
  401260:	fbb5 f8fe 	udiv	r8, r5, lr
  401264:	0c39      	lsrs	r1, r7, #16
  401266:	fb0e 5518 	mls	r5, lr, r8, r5
  40126a:	fa1f fc83 	uxth.w	ip, r3
  40126e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  401272:	fb0c f108 	mul.w	r1, ip, r8
  401276:	42a9      	cmp	r1, r5
  401278:	fa02 f206 	lsl.w	r2, r2, r6
  40127c:	d904      	bls.n	401288 <__udivdi3+0x178>
  40127e:	18ed      	adds	r5, r5, r3
  401280:	f108 34ff 	add.w	r4, r8, #4294967295
  401284:	d367      	bcc.n	401356 <__udivdi3+0x246>
  401286:	46a0      	mov	r8, r4
  401288:	1a6d      	subs	r5, r5, r1
  40128a:	b2bf      	uxth	r7, r7
  40128c:	fbb5 f4fe 	udiv	r4, r5, lr
  401290:	fb0e 5514 	mls	r5, lr, r4, r5
  401294:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  401298:	fb0c fc04 	mul.w	ip, ip, r4
  40129c:	458c      	cmp	ip, r1
  40129e:	d904      	bls.n	4012aa <__udivdi3+0x19a>
  4012a0:	18c9      	adds	r1, r1, r3
  4012a2:	f104 35ff 	add.w	r5, r4, #4294967295
  4012a6:	d35c      	bcc.n	401362 <__udivdi3+0x252>
  4012a8:	462c      	mov	r4, r5
  4012aa:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  4012ae:	ebcc 0101 	rsb	r1, ip, r1
  4012b2:	fba4 2302 	umull	r2, r3, r4, r2
  4012b6:	4299      	cmp	r1, r3
  4012b8:	d348      	bcc.n	40134c <__udivdi3+0x23c>
  4012ba:	d044      	beq.n	401346 <__udivdi3+0x236>
  4012bc:	4620      	mov	r0, r4
  4012be:	2600      	movs	r6, #0
  4012c0:	e76c      	b.n	40119c <__udivdi3+0x8c>
  4012c2:	f1c8 0420 	rsb	r4, r8, #32
  4012c6:	fa01 f308 	lsl.w	r3, r1, r8
  4012ca:	fa05 f508 	lsl.w	r5, r5, r8
  4012ce:	fa20 f704 	lsr.w	r7, r0, r4
  4012d2:	40e1      	lsrs	r1, r4
  4012d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4012d8:	431f      	orrs	r7, r3
  4012da:	fbb1 f6fe 	udiv	r6, r1, lr
  4012de:	0c3a      	lsrs	r2, r7, #16
  4012e0:	fb0e 1116 	mls	r1, lr, r6, r1
  4012e4:	fa1f fc85 	uxth.w	ip, r5
  4012e8:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  4012ec:	fb0c f206 	mul.w	r2, ip, r6
  4012f0:	429a      	cmp	r2, r3
  4012f2:	fa00 f408 	lsl.w	r4, r0, r8
  4012f6:	d907      	bls.n	401308 <__udivdi3+0x1f8>
  4012f8:	195b      	adds	r3, r3, r5
  4012fa:	f106 31ff 	add.w	r1, r6, #4294967295
  4012fe:	d237      	bcs.n	401370 <__udivdi3+0x260>
  401300:	429a      	cmp	r2, r3
  401302:	d935      	bls.n	401370 <__udivdi3+0x260>
  401304:	3e02      	subs	r6, #2
  401306:	442b      	add	r3, r5
  401308:	1a9b      	subs	r3, r3, r2
  40130a:	b2bf      	uxth	r7, r7
  40130c:	fbb3 f0fe 	udiv	r0, r3, lr
  401310:	fb0e 3310 	mls	r3, lr, r0, r3
  401314:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  401318:	fb0c f100 	mul.w	r1, ip, r0
  40131c:	4299      	cmp	r1, r3
  40131e:	d907      	bls.n	401330 <__udivdi3+0x220>
  401320:	195b      	adds	r3, r3, r5
  401322:	f100 32ff 	add.w	r2, r0, #4294967295
  401326:	d221      	bcs.n	40136c <__udivdi3+0x25c>
  401328:	4299      	cmp	r1, r3
  40132a:	d91f      	bls.n	40136c <__udivdi3+0x25c>
  40132c:	3802      	subs	r0, #2
  40132e:	442b      	add	r3, r5
  401330:	1a5a      	subs	r2, r3, r1
  401332:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  401336:	4667      	mov	r7, ip
  401338:	e750      	b.n	4011dc <__udivdi3+0xcc>
  40133a:	4610      	mov	r0, r2
  40133c:	e716      	b.n	40116c <__udivdi3+0x5c>
  40133e:	460b      	mov	r3, r1
  401340:	e729      	b.n	401196 <__udivdi3+0x86>
  401342:	4613      	mov	r3, r2
  401344:	e772      	b.n	40122c <__udivdi3+0x11c>
  401346:	40b0      	lsls	r0, r6
  401348:	4290      	cmp	r0, r2
  40134a:	d2b7      	bcs.n	4012bc <__udivdi3+0x1ac>
  40134c:	1e60      	subs	r0, r4, #1
  40134e:	2600      	movs	r6, #0
  401350:	e724      	b.n	40119c <__udivdi3+0x8c>
  401352:	4630      	mov	r0, r6
  401354:	e722      	b.n	40119c <__udivdi3+0x8c>
  401356:	42a9      	cmp	r1, r5
  401358:	d995      	bls.n	401286 <__udivdi3+0x176>
  40135a:	f1a8 0802 	sub.w	r8, r8, #2
  40135e:	441d      	add	r5, r3
  401360:	e792      	b.n	401288 <__udivdi3+0x178>
  401362:	458c      	cmp	ip, r1
  401364:	d9a0      	bls.n	4012a8 <__udivdi3+0x198>
  401366:	3c02      	subs	r4, #2
  401368:	4419      	add	r1, r3
  40136a:	e79e      	b.n	4012aa <__udivdi3+0x19a>
  40136c:	4610      	mov	r0, r2
  40136e:	e7df      	b.n	401330 <__udivdi3+0x220>
  401370:	460e      	mov	r6, r1
  401372:	e7c9      	b.n	401308 <__udivdi3+0x1f8>
  401374:	3802      	subs	r0, #2
  401376:	4429      	add	r1, r5
  401378:	e743      	b.n	401202 <__udivdi3+0xf2>
  40137a:	bf00      	nop

0040137c <__libc_init_array>:
  40137c:	b570      	push	{r4, r5, r6, lr}
  40137e:	4e0f      	ldr	r6, [pc, #60]	; (4013bc <__libc_init_array+0x40>)
  401380:	4d0f      	ldr	r5, [pc, #60]	; (4013c0 <__libc_init_array+0x44>)
  401382:	1b76      	subs	r6, r6, r5
  401384:	10b6      	asrs	r6, r6, #2
  401386:	bf18      	it	ne
  401388:	2400      	movne	r4, #0
  40138a:	d005      	beq.n	401398 <__libc_init_array+0x1c>
  40138c:	3401      	adds	r4, #1
  40138e:	f855 3b04 	ldr.w	r3, [r5], #4
  401392:	4798      	blx	r3
  401394:	42a6      	cmp	r6, r4
  401396:	d1f9      	bne.n	40138c <__libc_init_array+0x10>
  401398:	4e0a      	ldr	r6, [pc, #40]	; (4013c4 <__libc_init_array+0x48>)
  40139a:	4d0b      	ldr	r5, [pc, #44]	; (4013c8 <__libc_init_array+0x4c>)
  40139c:	1b76      	subs	r6, r6, r5
  40139e:	f000 f891 	bl	4014c4 <_init>
  4013a2:	10b6      	asrs	r6, r6, #2
  4013a4:	bf18      	it	ne
  4013a6:	2400      	movne	r4, #0
  4013a8:	d006      	beq.n	4013b8 <__libc_init_array+0x3c>
  4013aa:	3401      	adds	r4, #1
  4013ac:	f855 3b04 	ldr.w	r3, [r5], #4
  4013b0:	4798      	blx	r3
  4013b2:	42a6      	cmp	r6, r4
  4013b4:	d1f9      	bne.n	4013aa <__libc_init_array+0x2e>
  4013b6:	bd70      	pop	{r4, r5, r6, pc}
  4013b8:	bd70      	pop	{r4, r5, r6, pc}
  4013ba:	bf00      	nop
  4013bc:	004014d0 	.word	0x004014d0
  4013c0:	004014d0 	.word	0x004014d0
  4013c4:	004014d8 	.word	0x004014d8
  4013c8:	004014d0 	.word	0x004014d0

004013cc <register_fini>:
  4013cc:	4b02      	ldr	r3, [pc, #8]	; (4013d8 <register_fini+0xc>)
  4013ce:	b113      	cbz	r3, 4013d6 <register_fini+0xa>
  4013d0:	4802      	ldr	r0, [pc, #8]	; (4013dc <register_fini+0x10>)
  4013d2:	f000 b805 	b.w	4013e0 <atexit>
  4013d6:	4770      	bx	lr
  4013d8:	00000000 	.word	0x00000000
  4013dc:	004013ed 	.word	0x004013ed

004013e0 <atexit>:
  4013e0:	4601      	mov	r1, r0
  4013e2:	2000      	movs	r0, #0
  4013e4:	4602      	mov	r2, r0
  4013e6:	4603      	mov	r3, r0
  4013e8:	f000 b816 	b.w	401418 <__register_exitproc>

004013ec <__libc_fini_array>:
  4013ec:	b538      	push	{r3, r4, r5, lr}
  4013ee:	4b08      	ldr	r3, [pc, #32]	; (401410 <__libc_fini_array+0x24>)
  4013f0:	4d08      	ldr	r5, [pc, #32]	; (401414 <__libc_fini_array+0x28>)
  4013f2:	1aed      	subs	r5, r5, r3
  4013f4:	10ac      	asrs	r4, r5, #2
  4013f6:	bf18      	it	ne
  4013f8:	18ed      	addne	r5, r5, r3
  4013fa:	d005      	beq.n	401408 <__libc_fini_array+0x1c>
  4013fc:	3c01      	subs	r4, #1
  4013fe:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  401402:	4798      	blx	r3
  401404:	2c00      	cmp	r4, #0
  401406:	d1f9      	bne.n	4013fc <__libc_fini_array+0x10>
  401408:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40140c:	f000 b864 	b.w	4014d8 <_fini>
  401410:	004014e4 	.word	0x004014e4
  401414:	004014e8 	.word	0x004014e8

00401418 <__register_exitproc>:
  401418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40141c:	4c25      	ldr	r4, [pc, #148]	; (4014b4 <__register_exitproc+0x9c>)
  40141e:	6825      	ldr	r5, [r4, #0]
  401420:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  401424:	4606      	mov	r6, r0
  401426:	4688      	mov	r8, r1
  401428:	4692      	mov	sl, r2
  40142a:	4699      	mov	r9, r3
  40142c:	b3cc      	cbz	r4, 4014a2 <__register_exitproc+0x8a>
  40142e:	6860      	ldr	r0, [r4, #4]
  401430:	281f      	cmp	r0, #31
  401432:	dc18      	bgt.n	401466 <__register_exitproc+0x4e>
  401434:	1c43      	adds	r3, r0, #1
  401436:	b17e      	cbz	r6, 401458 <__register_exitproc+0x40>
  401438:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40143c:	2101      	movs	r1, #1
  40143e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  401442:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  401446:	fa01 f200 	lsl.w	r2, r1, r0
  40144a:	4317      	orrs	r7, r2
  40144c:	2e02      	cmp	r6, #2
  40144e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  401452:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  401456:	d01e      	beq.n	401496 <__register_exitproc+0x7e>
  401458:	3002      	adds	r0, #2
  40145a:	6063      	str	r3, [r4, #4]
  40145c:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  401460:	2000      	movs	r0, #0
  401462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401466:	4b14      	ldr	r3, [pc, #80]	; (4014b8 <__register_exitproc+0xa0>)
  401468:	b303      	cbz	r3, 4014ac <__register_exitproc+0x94>
  40146a:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40146e:	f3af 8000 	nop.w
  401472:	4604      	mov	r4, r0
  401474:	b1d0      	cbz	r0, 4014ac <__register_exitproc+0x94>
  401476:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40147a:	2700      	movs	r7, #0
  40147c:	e880 0088 	stmia.w	r0, {r3, r7}
  401480:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  401484:	4638      	mov	r0, r7
  401486:	2301      	movs	r3, #1
  401488:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40148c:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  401490:	2e00      	cmp	r6, #0
  401492:	d0e1      	beq.n	401458 <__register_exitproc+0x40>
  401494:	e7d0      	b.n	401438 <__register_exitproc+0x20>
  401496:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40149a:	430a      	orrs	r2, r1
  40149c:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4014a0:	e7da      	b.n	401458 <__register_exitproc+0x40>
  4014a2:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4014a6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4014aa:	e7c0      	b.n	40142e <__register_exitproc+0x16>
  4014ac:	f04f 30ff 	mov.w	r0, #4294967295
  4014b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4014b4:	004014c0 	.word	0x004014c0
  4014b8:	00000000 	.word	0x00000000
  4014bc:	00000043 	.word	0x00000043

004014c0 <_global_impure_ptr>:
  4014c0:	20000020                                 .. 

004014c4 <_init>:
  4014c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4014c6:	bf00      	nop
  4014c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4014ca:	bc08      	pop	{r3}
  4014cc:	469e      	mov	lr, r3
  4014ce:	4770      	bx	lr

004014d0 <__init_array_start>:
  4014d0:	004013cd 	.word	0x004013cd

004014d4 <__frame_dummy_init_array_entry>:
  4014d4:	004000f1                                ..@.

004014d8 <_fini>:
  4014d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4014da:	bf00      	nop
  4014dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4014de:	bc08      	pop	{r3}
  4014e0:	469e      	mov	lr, r3
  4014e2:	4770      	bx	lr

004014e4 <__fini_array_start>:
  4014e4:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:

// Delay loop is put to SRAM so that FWS will not affect delay time
OPTIMIZE_HIGH
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
20000000:	b480      	push	{r7}
20000002:	b083      	sub	sp, #12
20000004:	af00      	add	r7, sp, #0
20000006:	6078      	str	r0, [r7, #4]

20000008 <loop>:
	UNUSED(n);

	__asm (
20000008:	f3bf 8f5f 	dmb	sy
2000000c:	3801      	subs	r0, #1
2000000e:	d1fb      	bne.n	20000008 <loop>
		"loop: DMB	\n"
		"SUBS R0, R0, #1  \n"
		"BNE.N loop         "
	);
}
20000010:	370c      	adds	r7, #12
20000012:	46bd      	mov	sp, r7
20000014:	f85d 7b04 	ldr.w	r7, [sp], #4
20000018:	4770      	bx	lr
2000001a:	bf00      	nop

2000001c <SystemCoreClock>:
2000001c:	0900 003d                                   ..=.

20000020 <impure_data>:
20000020:	0000 0000 030c 2000 0374 2000 03dc 2000     ....... t.. ... 
	...
20000054:	14bc 0040 0000 0000 0000 0000 0000 0000     ..@.............
	...
200000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...
