// Seed: 1400070800
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input supply0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    output supply0 id_8
);
  assign id_8 = id_5;
  supply0 id_10, id_11, id_12, id_13;
  assign id_10 = {id_11{(id_4) ? id_2 : -1 == 1}};
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  parameter id_15 = id_0 & -1'b0;
endmodule
