Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/programs/xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RS232_behav xil_defaultlib.tb_RS232 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 8 elements; expected 16 [D:/OneDrive - Stichting Hogeschool Utrecht/project/RS232 project/project_2.srcs/sim_1/new/testbens.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rs232 in library work failed.
