{title:'Belletti et al. (§72008§r)', author: 'F. Belletti; M. Cotallo; A. Cruz; L. A. Fernández; A. Gordillo; M. Guidetti; A. Maiorano; F. Mantovani; E. Marinari; V. Martín-Mayor; A. Muñoz-Sudupe; D. Navarro; G. Parisi; S. Pérez-Gaviro; M. Rossi; J. J. Ruiz-Lorenzo; S. F. Schifano; D. Sciretti; A. Tarancón; R. Tripiccione; J. L. Velasco', display:{Lore:['[{"text": "arXiv:0710.3535", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lJANUS: an FPGA-based System for High Performance Scientific Computing\\u00a7r\\n\\n\\u00a78\\u00a7oF. Belletti\\nM. Cotallo\\nA. Cruz\\n+ 17 others\\u00a7r\\n\\n\\u00a772008\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0710.3535\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/MCSE.2009.11\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nComputing in Science & Engineering 11 (2009 ) 48-58\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 8 Apr 2008 11:10:12 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 6 figures. Improved version, largely rewritten, submitted to Computing in Science Engineering\\u00a7r"}']}
{title:'Bergstra et al. (§72008§r)', author: 'J. A. Bergstra; C. A. Middelburg', display:{Lore:['[{"text": "arXiv:0711.0838", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn the operating unit size of load/store architectures\\u00a7r\\n\\n\\u00a78\\u00a7oJ. A. Bergstra\\nC. A. Middelburg\\u00a7r\\n\\n\\u00a772008\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0711.0838\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1017/S0960129509990314\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nMathematical Structures in Computer Science, 20(3):395--417, 2010\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 25 Nov 2008 08:46:40 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o23 pages; minor errors corrected, explanations added, references replaced\\u00a7r"}']}
{title:'Harcourt (§72008§r)', author: 'Ed Harcourt', display:{Lore:['[{"text": "arXiv:0801.2201", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.PL\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lPolicies of System Level Pipeline Modeling\\u00a7r\\n\\n\\u00a78\\u00a7oEd Harcourt\\u00a7r\\n\\n\\u00a772008\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0801.2201\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 15 Jan 2008 15:44:28 GMT)\\u00a7r"}']}
{title:'Garcia-Lasheras (§72008§r)', author: 'Javier D. Garcia-Lasheras', display:{Lore:['[{"text": "arXiv:0802.3441", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEfficient implementation of GALS systems over commercial synchronous FPGAs: a new approach\\u00a7r\\n\\n\\u00a78\\u00a7oJavier D. Garcia-Lasheras\\u00a7r\\n\\n\\u00a772008\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0802.3441\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7n\\"Implementacion eficiente de sistemas GALS sobre FPGAs\\", Jornadas\\n  de Computacion Reconfigurable y Aplicaciones (JCRA\'07), Zaragoza (2007)\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 23 Feb 2008 13:11:13 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oEnglish version of the paper presentedin the Spanish Workshopon Reconfigurable Computing and Applications, Zaragoza (2007)\\u00a7r"}']}
{title:'Teuscher et al. (§72008§r)', author: 'Christof Teuscher; Natali Gulbahce; Thimo Rohlf', display:{Lore:['[{"text": "arXiv:0805.2684", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a75cond-mat.dis-nn\\u00a7r, \\u00a75nlin.CG\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAssessing Random Dynamical Network Architectures for Nanoelectronics\\u00a7r\\n\\n\\u00a78\\u00a7oChristof Teuscher\\nNatali Gulbahce\\nThimo Rohlf\\u00a7r\\n\\n\\u00a772008\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0805.2684\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/NANOARCH.2008.4585787\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 17 May 2008 16:22:27 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o8 pages, 6 figures, IEEE/ACM Symposium on Nanoscale Architectures, NANOARCH 2008, Anaheim, CA, USA, Jun 12-13, 2008\\u00a7r"}']}
{title:'Figueiredo et al. (§72008§r)', author: 'Renato Figueiredo; P. Oscar Boykin; Jose A. B. Fortes; Tao Li; Jie-Kwon Peir; David Wolinsky; Lizy John; David Kaeli; David Lilja; Sally McKee; Gokhan Memik; Alain Roy; Gary Tyson', display:{Lore:['[{"text": "arXiv:0807.1765", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lArcher: A Community Distributed Computing Infrastructure for Computer Architecture Research and Education\\u00a7r\\n\\n\\u00a78\\u00a7oRenato Figueiredo\\nP. Oscar Boykin\\nJose A. B. Fortes\\n+ 9 others\\u00a7r\\n\\n\\u00a772008\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0807.1765\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1007/978-3-642-03354-4_7\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 11 Jul 2008 02:47:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o11 pages, 2 figures. Describes the Archer project, http://archer-project.org\\u00a7r"}']}
{title:'Aubert et al. (§72008§r)', author: 'Alain Aubert; Nathalie Bochard; Virginie Fresse', display:{Lore:['[{"text": "arXiv:0807.3732", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAn adaptive embedded architecture for real-time Particle Image Velocimetry algorithms\\u00a7r\\n\\n\\u00a78\\u00a7oAlain Aubert\\nNathalie Bochard\\nVirginie Fresse\\u00a7r\\n\\n\\u00a772008\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0807.3732\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 23 Jul 2008 19:22:06 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14th European Signal Processing Conference - EUSIPCO 2006, Florence : Italie (2006)\\u00a7r"}']}
{title:'Stukach (§72008§r)', author: 'Nick Stukach', display:{Lore:['[{"text": "arXiv:0808.2602", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lEasily testable logical networks based on a \'widened long flip-flop\'\\u00a7r\\n\\n\\u00a78\\u00a7oNick Stukach\\u00a7r\\n\\n\\u00a772008\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0808.2602\\u00a7r\\n\\nVersion:\\u00a77v2 (Wed, 20 Aug 2008 21:16:55 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o64 pages, including 35 figures and 10 tables\\u00a7r"}']}
{title:'Alves (§72008§r)', author: 'Nuno Alves', display:{Lore:['[{"text": "arXiv:0812.3871", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lDecting Errors in Reversible Circuits With Invariant Relationships\\u00a7r\\n\\n\\u00a78\\u00a7oNuno Alves\\u00a7r\\n\\n\\u00a772008\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0812.3871\\u00a7r\\n\\nVersion:\\u00a77v1 (Fri, 19 Dec 2008 18:14:54 GMT)\\u00a7r"}']}
