===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.5048 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3496 ( 11.8%)    0.3496 ( 14.0%)  FIR Parser
    1.5605 ( 52.5%)    1.2764 ( 51.0%)  'firrtl.circuit' Pipeline
    0.8283 ( 27.9%)    0.8283 ( 33.1%)    LowerFIRRTLTypes
    0.5658 ( 19.0%)    0.3073 ( 12.3%)    'firrtl.module' Pipeline
    0.0814 (  2.7%)    0.0457 (  1.8%)      ExpandWhens
    0.1027 (  3.5%)    0.0542 (  2.2%)      CSE
    0.0017 (  0.1%)    0.0009 (  0.0%)        (A) DominanceInfo
    0.3817 ( 12.8%)    0.2074 (  8.3%)      SimpleCanonicalizer
    0.0351 (  1.2%)    0.0351 (  1.4%)    BlackBoxReader
    0.0453 (  1.5%)    0.0257 (  1.0%)    'firrtl.module' Pipeline
    0.0453 (  1.5%)    0.0257 (  1.0%)      CheckWidths
    0.1955 (  6.6%)    0.1955 (  7.8%)  LowerFIRRTLToHW
    0.0609 (  2.0%)    0.0609 (  2.4%)  HWMemSimImpl
    0.3670 ( 12.4%)    0.2049 (  8.2%)  'hw.module' Pipeline
    0.0552 (  1.9%)    0.0340 (  1.4%)    HWCleanup
    0.1679 (  5.7%)    0.0888 (  3.5%)    CSE
    0.0058 (  0.2%)    0.0039 (  0.2%)      (A) DominanceInfo
    0.1439 (  4.8%)    0.0820 (  3.3%)    SimpleCanonicalizer
    0.0815 (  2.7%)    0.0815 (  3.3%)  HWLegalizeNames
    0.0510 (  1.7%)    0.0309 (  1.2%)  'hw.module' Pipeline
    0.0510 (  1.7%)    0.0309 (  1.2%)    PrettifyVerilog
    0.1632 (  5.5%)    0.1632 (  6.5%)  Output
    0.0007 (  0.0%)    0.0007 (  0.0%)  Rest
    2.9711 (100.0%)    2.5048 (100.0%)  Total

{
  totalTime: 2.514,
  maxMemory: 95379456
}
