
*** Running vivado
    with args -log lab3_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source lab3_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nfaki/EE108_labs/hdmi_tx_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top lab3_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19036
WARNING: [Synth 8-992] reset is already implicitly declared earlier [C:/Users/nfaki/EE108_labs/lab3/lab3_top.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab3_top' [C:/Users/nfaki/EE108_labs/lab3/lab3_top.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/nfaki/Desktop/ee 108/Lab 3/lab3/lab3.runs/synth_1/.Xil/Vivado-7872-NoorWindows/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/nfaki/Desktop/ee 108/Lab 3/lab3/lab3.runs/synth_1/.Xil/Vivado-7872-NoorWindows/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'button_press_unit' [C:/Users/nfaki/EE108_labs/lab3/button_press_unit.v:6]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'brute_force_synchronizer' [C:/Users/nfaki/EE108_labs/lab3/brute_force_synchronizer.v:6]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:3]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (2#1) [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:3]
INFO: [Synth 8-6155] done synthesizing module 'brute_force_synchronizer' (3#1) [C:/Users/nfaki/EE108_labs/lab3/brute_force_synchronizer.v:6]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/nfaki/EE108_labs/lab3/debouncer.v:9]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dffr' [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr' (4#1) [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized0' [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized0' (4#1) [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
INFO: [Synth 8-226] default block is never used [C:/Users/nfaki/EE108_labs/lab3/debouncer.v:48]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (5#1) [C:/Users/nfaki/EE108_labs/lab3/debouncer.v:9]
INFO: [Synth 8-6157] synthesizing module 'one_pulse' [C:/Users/nfaki/EE108_labs/lab3/one_pulse.v:7]
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized1' [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized1' (5#1) [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
INFO: [Synth 8-6155] done synthesizing module 'one_pulse' (6#1) [C:/Users/nfaki/EE108_labs/lab3/one_pulse.v:7]
INFO: [Synth 8-6155] done synthesizing module 'button_press_unit' (7#1) [C:/Users/nfaki/EE108_labs/lab3/button_press_unit.v:6]
INFO: [Synth 8-6157] synthesizing module 'bicycle_fsm' [C:/Users/nfaki/EE108_labs/lab3/bicycle_fsm.v:12]
INFO: [Synth 8-6157] synthesizing module 'beat32' [C:/Users/nfaki/EE108_labs/lab3/beat32.v:1]
	Parameter N bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized2' [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized2' (7#1) [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
INFO: [Synth 8-6155] done synthesizing module 'beat32' (8#1) [C:/Users/nfaki/EE108_labs/lab3/beat32.v:1]
INFO: [Synth 8-6157] synthesizing module 'master_fsm' [C:/Users/nfaki/EE108_labs/lab3/master_fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized3' [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized3' (8#1) [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
INFO: [Synth 8-6155] done synthesizing module 'master_fsm' (9#1) [C:/Users/nfaki/EE108_labs/lab3/master_fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'programmable_blinker' [C:/Users/nfaki/EE108_labs/lab3/programmable_blinker.v:1]
	Parameter APPEND bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/nfaki/EE108_labs/lab3/shifter.v:1]
	Parameter APPEND bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized4' [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized4' (9#1) [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (10#1) [C:/Users/nfaki/EE108_labs/lab3/shifter.v:1]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/nfaki/EE108_labs/lab3/timer.v:1]
	Parameter APPEND bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dffre' [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:34]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffre' (11#1) [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:34]
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized5' [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized5' (11#1) [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
INFO: [Synth 8-6155] done synthesizing module 'timer' (12#1) [C:/Users/nfaki/EE108_labs/lab3/timer.v:1]
INFO: [Synth 8-6157] synthesizing module 'blinker' [C:/Users/nfaki/EE108_labs/lab3/blinker.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/nfaki/EE108_labs/lab3/blinker.v:20]
INFO: [Synth 8-6155] done synthesizing module 'blinker' (13#1) [C:/Users/nfaki/EE108_labs/lab3/blinker.v:1]
INFO: [Synth 8-6155] done synthesizing module 'programmable_blinker' (14#1) [C:/Users/nfaki/EE108_labs/lab3/programmable_blinker.v:1]
INFO: [Synth 8-6157] synthesizing module 'programmable_blinker__parameterized0' [C:/Users/nfaki/EE108_labs/lab3/programmable_blinker.v:1]
	Parameter APPEND bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shifter__parameterized0' [C:/Users/nfaki/EE108_labs/lab3/shifter.v:1]
	Parameter APPEND bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shifter__parameterized0' (14#1) [C:/Users/nfaki/EE108_labs/lab3/shifter.v:1]
INFO: [Synth 8-6157] synthesizing module 'timer__parameterized0' [C:/Users/nfaki/EE108_labs/lab3/timer.v:1]
	Parameter APPEND bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dffre__parameterized0' [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:34]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffre__parameterized0' (14#1) [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:34]
INFO: [Synth 8-6157] synthesizing module 'dffr__parameterized6' [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dffr__parameterized6' (14#1) [C:/Users/nfaki/EE108_labs/lab3/ff_lib.v:16]
INFO: [Synth 8-6155] done synthesizing module 'timer__parameterized0' (14#1) [C:/Users/nfaki/EE108_labs/lab3/timer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'programmable_blinker__parameterized0' (14#1) [C:/Users/nfaki/EE108_labs/lab3/programmable_blinker.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bicycle_fsm' (15#1) [C:/Users/nfaki/EE108_labs/lab3/bicycle_fsm.v:12]
INFO: [Synth 8-6155] done synthesizing module 'lab3_top' (16#1) [C:/Users/nfaki/EE108_labs/lab3/lab3_top.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1012.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1012.996 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1012.996 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1012.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nfaki/Desktop/ee 108/Lab 3/lab3/lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U2'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/nfaki/Desktop/ee 108/Lab 3/lab3/lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/nfaki/Desktop/ee 108/Lab 3/lab3/lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/nfaki/Desktop/ee 108/Lab 3/lab3/lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U2'
Parsing XDC File [C:/Users/nfaki/EE108_labs/lab3/lab3_top.xdc]
Finished Parsing XDC File [C:/Users/nfaki/EE108_labs/lab3/lab3_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nfaki/EE108_labs/lab3/lab3_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab3_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab3_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1030.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1030.969 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  {c:/Users/nfaki/Desktop/ee 108/Lab 3/lab3/lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  {c:/Users/nfaki/Desktop/ee 108/Lab 3/lab3/lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 6).
Applied set_property DONT_TOUCH = true for U2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   22 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:08 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:44 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:46 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:46 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    21|
|3     |LUT1    |     3|
|4     |LUT2    |    12|
|5     |LUT3    |     6|
|6     |LUT4    |    15|
|7     |LUT5    |    17|
|8     |LUT6    |    63|
|9     |FDRE    |   143|
|10    |IBUF    |     4|
|11    |OBUF    |     4|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:02:06 . Memory (MB): peak = 1030.969 ; gain = 17.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:56 . Memory (MB): peak = 1030.969 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:02:07 . Memory (MB): peak = 1030.969 ; gain = 17.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1030.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1030.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:02:36 . Memory (MB): peak = 1030.969 ; gain = 17.973
INFO: [Common 17-1381] The checkpoint 'C:/Users/nfaki/Desktop/ee 108/Lab 3/lab3/lab3.runs/synth_1/lab3_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab3_top_utilization_synth.rpt -pb lab3_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 14 02:50:35 2020...
