{
  "creator": "Yosys 0.17 (git sha1 6f9602b4c, ccache clang 11.0.0-2~ubuntu20.04.1 -Os -flto -flto)",
  "modules": {
    "merged_module": {
      "attributes": {
        "hdlname": "\\merged_module",
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:31.1-67.10"
      },
      "ports": {
        "in0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "in1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "in0_0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "in1_0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "out_0": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "inst_1_0": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:55.13-60.6"
          },
          "port_directions": {
            "in0": "input",
            "in1": "input",
            "out": "output"
          },
          "connections": {
            "in0": [ 2 ],
            "in1": [ 3 ],
            "out": [ 4 ]
          }
        },
        "inst_1_1": {
          "hide_name": 0,
          "type": "module1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:61.13-66.6"
          },
          "port_directions": {
            "in0": "input",
            "in1": "input",
            "out": "output"
          },
          "connections": {
            "in0": [ 5 ],
            "in1": [ 6 ],
            "out": [ 7 ]
          }
        }
      },
      "netnames": {
        "in0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:41.11-41.14"
          }
        },
        "in0_0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:44.11-44.16"
          }
        },
        "in1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:42.11-42.14"
          }
        },
        "in1_0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:45.11-45.16"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:43.12-43.15"
          }
        },
        "out_0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:46.12-46.17"
          }
        }
      }
    },
    "module1": {
      "attributes": {
        "hdlname": "\\module1",
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:69.1-97.10"
      },
      "ports": {
        "in0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "in1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "module2_0": {
          "hide_name": 0,
          "type": "module2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:85.13-90.6"
          },
          "port_directions": {
            "in0": "input",
            "in1": "input",
            "out": "output"
          },
          "connections": {
            "in0": [ 2 ],
            "in1": [ 3 ],
            "out": [ 5 ]
          }
        },
        "module2_1": {
          "hide_name": 0,
          "type": "module2",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:91.13-96.6"
          },
          "port_directions": {
            "in0": "input",
            "in1": "input",
            "out": "output"
          },
          "connections": {
            "in0": [ 3 ],
            "in1": [ 5 ],
            "out": [ 4 ]
          }
        }
      },
      "netnames": {
        "in0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:76.11-76.14"
          }
        },
        "in1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:77.11-77.14"
          }
        },
        "internal": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:83.10-83.18"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:78.12-78.15"
          }
        }
      }
    },
    "module2": {
      "attributes": {
        "blackbox": 1,
        "hdlname": "\\module2",
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:100.1-111.10"
      },
      "ports": {
        "in0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "in1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "in0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:107.11-107.14"
          }
        },
        "in1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:108.11-108.14"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:109.12-109.15"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "hdlname": "\\top",
        "top": 1,
        "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:3.1-29.10"
      },
      "ports": {
        "in0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "in1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "out0": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "merged_module_instance_0": {
          "hide_name": 0,
          "type": "merged_module",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:20.19-28.6"
          },
          "port_directions": {
            "in0": "input",
            "in0_0": "input",
            "in1": "input",
            "in1_0": "input",
            "out": "output",
            "out_0": "output"
          },
          "connections": {
            "in0": [ 2 ],
            "in0_0": [ 5 ],
            "in1": [ 3 ],
            "in1_0": [ 2 ],
            "out": [ 5 ],
            "out_0": [ 4 ]
          }
        }
      },
      "netnames": {
        "in0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:10.11-10.14"
          }
        },
        "in1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:11.11-11.14"
          }
        },
        "out0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:12.12-12.16"
          }
        },
        "wire0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/__w/spydrnet-physical/spydrnet-physical/examples/basic/_merged_design.v:17.10-17.15"
          }
        }
      }
    }
  }
}
