|Test_CU
TWO_TACT <= DECODE_COMMAND:inst3.TWO_TACT
decode => DECODE_COMMAND:inst3.decode
CLK => DECODE_COMMAND:inst3.clk
CLK => RON:inst1.CLK
CLK => STACK:inst4.CLK
CLK => ALU:inst11.CLK
CLK => CACHE:inst.CLK
R => RON:inst1.R
W => RON:inst1.W
ADRESS[0] => RON:inst1.ADRESS[0]
ADRESS[1] => RON:inst1.ADRESS[1]
ADRESS[2] => RON:inst1.ADRESS[2]
PUSH => STACK:inst4.PUSH
POP => STACK:inst4.POP
START => ALU:inst11.START
FZ_in => ALU:inst11.FZ_in
COMMAND_alu[0] => ALU:inst11.COMMAND[0]
COMMAND_alu[1] => ALU:inst11.COMMAND[1]
COMMAND_alu[2] => ALU:inst11.COMMAND[2]
R_CPU => CACHE:inst.R_CPU
W_CPU => CACHE:inst.W_CPU
ADDRESS_IN[0] => CACHE:inst.ADDRESS_IN[0]
ADDRESS_IN[1] => CACHE:inst.ADDRESS_IN[1]
ADDRESS_IN[2] => CACHE:inst.ADDRESS_IN[2]
ADDRESS_IN[3] => CACHE:inst.ADDRESS_IN[3]
ADDRESS_IN[4] => CACHE:inst.ADDRESS_IN[4]
ADDRESS_IN[5] => CACHE:inst.ADDRESS_IN[5]
ADDRESS_IN[6] => CACHE:inst.ADDRESS_IN[6]
ADDRESS_IN[7] => CACHE:inst.ADDRESS_IN[7]
ADDRESS_IN[8] => CACHE:inst.ADDRESS_IN[8]
ADDRESS_IN[9] => CACHE:inst.ADDRESS_IN[9]
ADDRESS_IN[10] => CACHE:inst.ADDRESS_IN[10]
ADDRESS_IN[11] => CACHE:inst.ADDRESS_IN[11]
ADDRESS_IN[12] => CACHE:inst.ADDRESS_IN[12]
HIT <= CACHE:inst.HIT
MISS <= CACHE:inst.MISS
EMPTY <= STACK:inst4.EMPTY
FULL <= STACK:inst4.FULL
FZ_out <= ALU:inst11.FZ_out
BUSY <= ALU:inst11.BUSY
READY <= ALU:inst11.READY
ADDRESS[0] <= DECODE_COMMAND:inst3.ADDRESS[0]
ADDRESS[1] <= DECODE_COMMAND:inst3.ADDRESS[1]
ADDRESS[2] <= DECODE_COMMAND:inst3.ADDRESS[2]
ADDRESS[3] <= DECODE_COMMAND:inst3.ADDRESS[3]
ADDRESS[4] <= DECODE_COMMAND:inst3.ADDRESS[4]
ADDRESS[5] <= DECODE_COMMAND:inst3.ADDRESS[5]
ADDRESS[6] <= DECODE_COMMAND:inst3.ADDRESS[6]
ADDRESS[7] <= DECODE_COMMAND:inst3.ADDRESS[7]
ADDRESS[8] <= DECODE_COMMAND:inst3.ADDRESS[8]
ADDRESS[9] <= DECODE_COMMAND:inst3.ADDRESS[9]
ADDRESS[10] <= DECODE_COMMAND:inst3.ADDRESS[10]
ADDRESS[11] <= DECODE_COMMAND:inst3.ADDRESS[11]
ADDRESS[12] <= DECODE_COMMAND:inst3.ADDRESS[12]
COMMAND[0] <= DECODE_COMMAND:inst3.COMMAND[0]
COMMAND[1] <= DECODE_COMMAND:inst3.COMMAND[1]
COMMAND[2] <= DECODE_COMMAND:inst3.COMMAND[2]
COMMAND[3] <= DECODE_COMMAND:inst3.COMMAND[3]
OPERAND[0] <= DECODE_COMMAND:inst3.OPERAND[0]
OPERAND[1] <= DECODE_COMMAND:inst3.OPERAND[1]
OPERAND[2] <= DECODE_COMMAND:inst3.OPERAND[2]
OPERAND[3] <= DECODE_COMMAND:inst3.OPERAND[3]
OPERAND[4] <= DECODE_COMMAND:inst3.OPERAND[4]
OPERAND[5] <= DECODE_COMMAND:inst3.OPERAND[5]
OPERAND[6] <= DECODE_COMMAND:inst3.OPERAND[6]
OPERAND[7] <= DECODE_COMMAND:inst3.OPERAND[7]
OPERAND[8] <= DECODE_COMMAND:inst3.OPERAND[8]
OPERAND[9] <= DECODE_COMMAND:inst3.OPERAND[9]
OPERAND[10] <= DECODE_COMMAND:inst3.OPERAND[10]
RON_1[0] <= DECODE_COMMAND:inst3.RON_1[0]
RON_1[1] <= DECODE_COMMAND:inst3.RON_1[1]
RON_1[2] <= DECODE_COMMAND:inst3.RON_1[2]
RON_2[0] <= DECODE_COMMAND:inst3.RON_2[0]
RON_2[1] <= DECODE_COMMAND:inst3.RON_2[1]
RON_2[2] <= DECODE_COMMAND:inst3.RON_2[2]


|Test_CU|DECODE_COMMAND:inst3
TWO_TACT <= inst34.DB_MAX_OUTPUT_PORT_TYPE
clk => lpm_dff0:inst2.clock
clk => DCa:inst32.CLK
clk => lpm_dff0:inst.clock
decode => DCa:inst32.SCLR
decode => DCa:inst32.START
DATA[0] => lpm_dff0:inst2.data[0]
DATA[0] => lpm_dff0:inst.data[0]
DATA[1] => lpm_dff0:inst2.data[1]
DATA[1] => lpm_dff0:inst.data[1]
DATA[2] => lpm_dff0:inst2.data[2]
DATA[2] => lpm_dff0:inst.data[2]
DATA[3] => lpm_dff0:inst2.data[3]
DATA[3] => lpm_dff0:inst.data[3]
DATA[4] => lpm_dff0:inst2.data[4]
DATA[4] => lpm_dff0:inst.data[4]
DATA[5] => lpm_dff0:inst2.data[5]
DATA[5] => lpm_dff0:inst.data[5]
DATA[6] => lpm_dff0:inst2.data[6]
DATA[6] => lpm_dff0:inst.data[6]
DATA[7] => lpm_dff0:inst2.data[7]
DATA[7] => lpm_dff0:inst.data[7]
DATA[8] => lpm_dff0:inst2.data[8]
DATA[8] => lpm_dff0:inst.data[8]
DATA[9] => lpm_dff0:inst2.data[9]
DATA[9] => lpm_dff0:inst.data[9]
DATA[10] => lpm_dff0:inst2.data[10]
DATA[10] => lpm_dff0:inst.data[10]
DATA[10] => inst37.IN0
ADDRESS[0] <= lpm_bustri4:inst8.tridata[0]
ADDRESS[1] <= lpm_bustri4:inst8.tridata[1]
ADDRESS[2] <= lpm_bustri4:inst8.tridata[2]
ADDRESS[3] <= lpm_bustri4:inst8.tridata[3]
ADDRESS[4] <= lpm_bustri4:inst8.tridata[4]
ADDRESS[5] <= lpm_bustri4:inst8.tridata[5]
ADDRESS[6] <= lpm_bustri4:inst8.tridata[6]
ADDRESS[7] <= lpm_bustri4:inst8.tridata[7]
ADDRESS[8] <= lpm_bustri4:inst8.tridata[8]
ADDRESS[9] <= lpm_bustri4:inst8.tridata[9]
ADDRESS[10] <= lpm_bustri4:inst8.tridata[10]
ADDRESS[11] <= lpm_bustri4:inst8.tridata[11]
ADDRESS[12] <= lpm_bustri4:inst8.tridata[12]
COMMAND[0] <= data_1[6].DB_MAX_OUTPUT_PORT_TYPE
COMMAND[1] <= data_1[7].DB_MAX_OUTPUT_PORT_TYPE
COMMAND[2] <= data_1[8].DB_MAX_OUTPUT_PORT_TYPE
COMMAND[3] <= data_1[9].DB_MAX_OUTPUT_PORT_TYPE
OPERAND[0] <= lpm_bustri3:inst5.tridata[0]
OPERAND[1] <= lpm_bustri3:inst5.tridata[1]
OPERAND[2] <= lpm_bustri3:inst5.tridata[2]
OPERAND[3] <= lpm_bustri3:inst5.tridata[3]
OPERAND[4] <= lpm_bustri3:inst5.tridata[4]
OPERAND[5] <= lpm_bustri3:inst5.tridata[5]
OPERAND[6] <= lpm_bustri3:inst5.tridata[6]
OPERAND[7] <= lpm_bustri3:inst5.tridata[7]
OPERAND[8] <= lpm_bustri3:inst5.tridata[8]
OPERAND[9] <= lpm_bustri3:inst5.tridata[9]
OPERAND[10] <= lpm_bustri3:inst5.tridata[10]
RON_1[0] <= lpm_bustri5:inst9.tridata[0]
RON_1[1] <= lpm_bustri5:inst9.tridata[1]
RON_1[2] <= lpm_bustri5:inst9.tridata[2]
RON_2[0] <= lpm_bustri5:inst27.tridata[0]
RON_2[1] <= lpm_bustri5:inst27.tridata[1]
RON_2[2] <= lpm_bustri5:inst27.tridata[2]


|Test_CU|DECODE_COMMAND:inst3|lpm_dff0:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|DECODE_COMMAND:inst3|lpm_dff0:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|DECODE_COMMAND:inst3|DCa:inst32
T1 <= lpm_decode5:inst1.eq1
SCLR => lpm_counter4:inst.sclr
CLK => lpm_counter4:inst.clock
START => lpm_counter4:inst.cnt_en
T2 <= lpm_decode5:inst1.eq2
T3 <= lpm_decode5:inst1.eq3
T4 <= lpm_decode5:inst1.eq4
T5 <= lpm_decode5:inst1.eq5
T6 <= lpm_decode5:inst1.eq6
T7 <= lpm_decode5:inst1.eq7
T8 <= lpm_decode5:inst1.eq8
T9 <= lpm_decode5:inst1.eq9


|Test_CU|DECODE_COMMAND:inst3|DCa:inst32|lpm_decode5:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|DECODE_COMMAND:inst3|DCa:inst32|lpm_decode5:inst1|lpm_decode:lpm_decode_component
data[0] => decode_ktf:auto_generated.data[0]
data[1] => decode_ktf:auto_generated.data[1]
data[2] => decode_ktf:auto_generated.data[2]
data[3] => decode_ktf:auto_generated.data[3]
data[4] => decode_ktf:auto_generated.data[4]
enable => decode_ktf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ktf:auto_generated.eq[0]
eq[1] <= decode_ktf:auto_generated.eq[1]
eq[2] <= decode_ktf:auto_generated.eq[2]
eq[3] <= decode_ktf:auto_generated.eq[3]
eq[4] <= decode_ktf:auto_generated.eq[4]
eq[5] <= decode_ktf:auto_generated.eq[5]
eq[6] <= decode_ktf:auto_generated.eq[6]
eq[7] <= decode_ktf:auto_generated.eq[7]
eq[8] <= decode_ktf:auto_generated.eq[8]
eq[9] <= decode_ktf:auto_generated.eq[9]
eq[10] <= decode_ktf:auto_generated.eq[10]
eq[11] <= decode_ktf:auto_generated.eq[11]
eq[12] <= decode_ktf:auto_generated.eq[12]
eq[13] <= decode_ktf:auto_generated.eq[13]
eq[14] <= decode_ktf:auto_generated.eq[14]
eq[15] <= decode_ktf:auto_generated.eq[15]
eq[16] <= decode_ktf:auto_generated.eq[16]
eq[17] <= decode_ktf:auto_generated.eq[17]
eq[18] <= decode_ktf:auto_generated.eq[18]
eq[19] <= decode_ktf:auto_generated.eq[19]
eq[20] <= decode_ktf:auto_generated.eq[20]
eq[21] <= decode_ktf:auto_generated.eq[21]
eq[22] <= decode_ktf:auto_generated.eq[22]
eq[23] <= decode_ktf:auto_generated.eq[23]
eq[24] <= decode_ktf:auto_generated.eq[24]
eq[25] <= decode_ktf:auto_generated.eq[25]
eq[26] <= decode_ktf:auto_generated.eq[26]
eq[27] <= decode_ktf:auto_generated.eq[27]
eq[28] <= decode_ktf:auto_generated.eq[28]
eq[29] <= decode_ktf:auto_generated.eq[29]
eq[30] <= decode_ktf:auto_generated.eq[30]
eq[31] <= decode_ktf:auto_generated.eq[31]


|Test_CU|DECODE_COMMAND:inst3|DCa:inst32|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated
data[0] => w_anode114w[1]~2.IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode135w[1]~1.IN0
data[0] => w_anode145w[1].IN1
data[0] => w_anode155w[1]~1.IN0
data[0] => w_anode165w[1].IN1
data[0] => w_anode16w[1]~2.IN0
data[0] => w_anode175w[1]~0.IN0
data[0] => w_anode185w[1].IN1
data[0] => w_anode205w[1]~2.IN0
data[0] => w_anode216w[1].IN1
data[0] => w_anode226w[1]~1.IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode246w[1]~1.IN0
data[0] => w_anode256w[1].IN1
data[0] => w_anode266w[1]~0.IN0
data[0] => w_anode276w[1].IN1
data[0] => w_anode296w[1]~2.IN0
data[0] => w_anode307w[1].IN1
data[0] => w_anode317w[1]~1.IN0
data[0] => w_anode327w[1].IN1
data[0] => w_anode337w[1]~1.IN0
data[0] => w_anode33w[1].IN1
data[0] => w_anode347w[1].IN1
data[0] => w_anode357w[1]~0.IN0
data[0] => w_anode367w[1].IN1
data[0] => w_anode43w[1]~1.IN0
data[0] => w_anode53w[1].IN1
data[0] => w_anode63w[1]~1.IN0
data[0] => w_anode73w[1].IN1
data[0] => w_anode83w[1]~0.IN0
data[0] => w_anode93w[1].IN1
data[1] => w_anode114w[2]~1.IN0
data[1] => w_anode125w[2]~1.IN0
data[1] => w_anode135w[2].IN1
data[1] => w_anode145w[2].IN1
data[1] => w_anode155w[2]~0.IN0
data[1] => w_anode165w[2]~0.IN0
data[1] => w_anode16w[2]~1.IN0
data[1] => w_anode175w[2].IN1
data[1] => w_anode185w[2].IN1
data[1] => w_anode205w[2]~1.IN0
data[1] => w_anode216w[2]~1.IN0
data[1] => w_anode226w[2].IN1
data[1] => w_anode236w[2].IN1
data[1] => w_anode246w[2]~0.IN0
data[1] => w_anode256w[2]~0.IN0
data[1] => w_anode266w[2].IN1
data[1] => w_anode276w[2].IN1
data[1] => w_anode296w[2]~1.IN0
data[1] => w_anode307w[2]~1.IN0
data[1] => w_anode317w[2].IN1
data[1] => w_anode327w[2].IN1
data[1] => w_anode337w[2]~0.IN0
data[1] => w_anode33w[2]~1.IN0
data[1] => w_anode347w[2]~0.IN0
data[1] => w_anode357w[2].IN1
data[1] => w_anode367w[2].IN1
data[1] => w_anode43w[2].IN1
data[1] => w_anode53w[2].IN1
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode73w[2]~0.IN0
data[1] => w_anode83w[2].IN1
data[1] => w_anode93w[2].IN1
data[2] => w_anode114w[3]~0.IN0
data[2] => w_anode125w[3]~0.IN0
data[2] => w_anode135w[3]~0.IN0
data[2] => w_anode145w[3]~0.IN0
data[2] => w_anode155w[3].IN1
data[2] => w_anode165w[3].IN1
data[2] => w_anode16w[3]~0.IN0
data[2] => w_anode175w[3].IN1
data[2] => w_anode185w[3].IN1
data[2] => w_anode205w[3]~0.IN0
data[2] => w_anode216w[3]~0.IN0
data[2] => w_anode226w[3]~0.IN0
data[2] => w_anode236w[3]~0.IN0
data[2] => w_anode246w[3].IN1
data[2] => w_anode256w[3].IN1
data[2] => w_anode266w[3].IN1
data[2] => w_anode276w[3].IN1
data[2] => w_anode296w[3]~0.IN0
data[2] => w_anode307w[3]~0.IN0
data[2] => w_anode317w[3]~0.IN0
data[2] => w_anode327w[3]~0.IN0
data[2] => w_anode337w[3].IN1
data[2] => w_anode33w[3]~0.IN0
data[2] => w_anode347w[3].IN1
data[2] => w_anode357w[3].IN1
data[2] => w_anode367w[3].IN1
data[2] => w_anode43w[3]~0.IN0
data[2] => w_anode53w[3]~0.IN0
data[2] => w_anode63w[3].IN1
data[2] => w_anode73w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[3] => w_anode105w[1].IN1
data[3] => w_anode196w[1]~0.IN0
data[3] => w_anode287w[1].IN1
data[3] => w_anode3w[1]~1.IN0
data[4] => w_anode105w[2]~0.IN0
data[4] => w_anode196w[2].IN1
data[4] => w_anode287w[2].IN1
data[4] => w_anode3w[2]~0.IN0
enable => w_anode105w[1].IN0
enable => w_anode196w[1].IN0
enable => w_anode287w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode16w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode33w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode43w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode114w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode125w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode135w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode145w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode155w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode165w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode175w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode185w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode205w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode216w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode226w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode236w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode246w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode256w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode266w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode276w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode296w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode307w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode317w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode327w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode337w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode347w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|DECODE_COMMAND:inst3|DCa:inst32|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]


|Test_CU|DECODE_COMMAND:inst3|DCa:inst32|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_6pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_6pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_6pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_6pi:auto_generated.q[0]
q[1] <= cntr_6pi:auto_generated.q[1]
q[2] <= cntr_6pi:auto_generated.q[2]
q[3] <= cntr_6pi:auto_generated.q[3]
q[4] <= cntr_6pi:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|DECODE_COMMAND:inst3|DCa:inst32|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~11.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
sclr => _~11.IN1
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|Test_CU|DECODE_COMMAND:inst3|lpm_bustri4:inst8
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]


|Test_CU|DECODE_COMMAND:inst3|lpm_bustri4:inst8|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~12.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~11.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~10.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~9.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~8.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~7.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~6.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~5.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~4.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~3.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~2.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~0.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|DECODE_COMMAND:inst3|lpm_decode2:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|DECODE_COMMAND:inst3|lpm_decode2:inst1|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|DECODE_COMMAND:inst3|lpm_decode2:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|DECODE_COMMAND:inst3|BUSMUX:inst23
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]


|Test_CU|DECODE_COMMAND:inst3|BUSMUX:inst23|lpm_mux:$00000
data[0][0] => mux_apc:auto_generated.data[0]
data[0][1] => mux_apc:auto_generated.data[1]
data[0][2] => mux_apc:auto_generated.data[2]
data[0][3] => mux_apc:auto_generated.data[3]
data[0][4] => mux_apc:auto_generated.data[4]
data[0][5] => mux_apc:auto_generated.data[5]
data[0][6] => mux_apc:auto_generated.data[6]
data[0][7] => mux_apc:auto_generated.data[7]
data[0][8] => mux_apc:auto_generated.data[8]
data[0][9] => mux_apc:auto_generated.data[9]
data[0][10] => mux_apc:auto_generated.data[10]
data[0][11] => mux_apc:auto_generated.data[11]
data[0][12] => mux_apc:auto_generated.data[12]
data[1][0] => mux_apc:auto_generated.data[13]
data[1][1] => mux_apc:auto_generated.data[14]
data[1][2] => mux_apc:auto_generated.data[15]
data[1][3] => mux_apc:auto_generated.data[16]
data[1][4] => mux_apc:auto_generated.data[17]
data[1][5] => mux_apc:auto_generated.data[18]
data[1][6] => mux_apc:auto_generated.data[19]
data[1][7] => mux_apc:auto_generated.data[20]
data[1][8] => mux_apc:auto_generated.data[21]
data[1][9] => mux_apc:auto_generated.data[22]
data[1][10] => mux_apc:auto_generated.data[23]
data[1][11] => mux_apc:auto_generated.data[24]
data[1][12] => mux_apc:auto_generated.data[25]
sel[0] => mux_apc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_apc:auto_generated.result[0]
result[1] <= mux_apc:auto_generated.result[1]
result[2] <= mux_apc:auto_generated.result[2]
result[3] <= mux_apc:auto_generated.result[3]
result[4] <= mux_apc:auto_generated.result[4]
result[5] <= mux_apc:auto_generated.result[5]
result[6] <= mux_apc:auto_generated.result[6]
result[7] <= mux_apc:auto_generated.result[7]
result[8] <= mux_apc:auto_generated.result[8]
result[9] <= mux_apc:auto_generated.result[9]
result[10] <= mux_apc:auto_generated.result[10]
result[11] <= mux_apc:auto_generated.result[11]
result[12] <= mux_apc:auto_generated.result[12]


|Test_CU|DECODE_COMMAND:inst3|BUSMUX:inst23|lpm_mux:$00000|mux_apc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w0_n0_mux_dataout~0.IN1
data[14] => l1_w1_n0_mux_dataout~0.IN1
data[15] => l1_w2_n0_mux_dataout~0.IN1
data[16] => l1_w3_n0_mux_dataout~0.IN1
data[17] => l1_w4_n0_mux_dataout~0.IN1
data[18] => l1_w5_n0_mux_dataout~0.IN1
data[19] => l1_w6_n0_mux_dataout~0.IN1
data[20] => l1_w7_n0_mux_dataout~0.IN1
data[21] => l1_w8_n0_mux_dataout~0.IN1
data[22] => l1_w9_n0_mux_dataout~0.IN1
data[23] => l1_w10_n0_mux_dataout~0.IN1
data[24] => l1_w11_n0_mux_dataout~0.IN1
data[25] => l1_w12_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0


|Test_CU|DECODE_COMMAND:inst3|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|DECODE_COMMAND:inst3|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|DECODE_COMMAND:inst3|lpm_bustri3:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|DECODE_COMMAND:inst3|lpm_bustri3:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~9.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~7.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~6.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~4.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~3.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~2.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|DECODE_COMMAND:inst3|lpm_bustri5:inst9
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|Test_CU|DECODE_COMMAND:inst3|lpm_bustri5:inst9|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|DECODE_COMMAND:inst3|lpm_bustri5:inst27
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]


|Test_CU|DECODE_COMMAND:inst3|lpm_bustri5:inst27|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~2.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~0.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|DECODE_COMMAND:inst3|BUSMUX:inst28
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|Test_CU|DECODE_COMMAND:inst3|BUSMUX:inst28|lpm_mux:$00000
data[0][0] => mux_pnc:auto_generated.data[0]
data[0][1] => mux_pnc:auto_generated.data[1]
data[0][2] => mux_pnc:auto_generated.data[2]
data[1][0] => mux_pnc:auto_generated.data[3]
data[1][1] => mux_pnc:auto_generated.data[4]
data[1][2] => mux_pnc:auto_generated.data[5]
sel[0] => mux_pnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_pnc:auto_generated.result[0]
result[1] <= mux_pnc:auto_generated.result[1]
result[2] <= mux_pnc:auto_generated.result[2]


|Test_CU|DECODE_COMMAND:inst3|BUSMUX:inst28|lpm_mux:$00000|mux_pnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w0_n0_mux_dataout~0.IN1
data[4] => l1_w1_n0_mux_dataout~0.IN1
data[5] => l1_w2_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0


|Test_CU|RON:inst1
DATA[0] <> lpm_bustri2:inst6.tridata[0]
DATA[1] <> lpm_bustri2:inst6.tridata[1]
DATA[2] <> lpm_bustri2:inst6.tridata[2]
DATA[3] <> lpm_bustri2:inst6.tridata[3]
DATA[4] <> lpm_bustri2:inst6.tridata[4]
DATA[5] <> lpm_bustri2:inst6.tridata[5]
DATA[6] <> lpm_bustri2:inst6.tridata[6]
DATA[7] <> lpm_bustri2:inst6.tridata[7]
DATA[8] <> lpm_bustri2:inst6.tridata[8]
DATA[9] <> lpm_bustri2:inst6.tridata[9]
DATA[10] <> lpm_bustri2:inst6.tridata[10]
R => inst15.IN0
R => inst13.IN1
W => inst13.IN0
W => inst14.IN0
CLK => lpm_dff1:inst11.clock
CLK => lpm_dff1:inst12.clock
CLK => lpm_dff1:inst2.clock
CLK => lpm_dff1:inst3.clock
CLK => lpm_dff1:inst16.clock
CLK => lpm_dff1:inst17.clock
CLK => lpm_dff1:inst18.clock
CLK => lpm_dff1:inst19.clock
ADRESS[0] => lpm_decode1:inst4.data[0]
ADRESS[0] => lpm_mux2:inst5.sel[0]
ADRESS[1] => lpm_decode1:inst4.data[1]
ADRESS[1] => lpm_mux2:inst5.sel[1]
ADRESS[2] => lpm_decode1:inst4.data[2]
ADRESS[2] => lpm_mux2:inst5.sel[2]


|Test_CU|RON:inst1|lpm_bustri2:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|RON:inst1|lpm_bustri2:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|RON:inst1|lpm_mux2:inst5
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|RON:inst1|lpm_mux2:inst5|lpm_mux:lpm_mux_component
data[0][0] => mux_r5e:auto_generated.data[0]
data[0][1] => mux_r5e:auto_generated.data[1]
data[0][2] => mux_r5e:auto_generated.data[2]
data[0][3] => mux_r5e:auto_generated.data[3]
data[0][4] => mux_r5e:auto_generated.data[4]
data[0][5] => mux_r5e:auto_generated.data[5]
data[0][6] => mux_r5e:auto_generated.data[6]
data[0][7] => mux_r5e:auto_generated.data[7]
data[0][8] => mux_r5e:auto_generated.data[8]
data[0][9] => mux_r5e:auto_generated.data[9]
data[0][10] => mux_r5e:auto_generated.data[10]
data[1][0] => mux_r5e:auto_generated.data[11]
data[1][1] => mux_r5e:auto_generated.data[12]
data[1][2] => mux_r5e:auto_generated.data[13]
data[1][3] => mux_r5e:auto_generated.data[14]
data[1][4] => mux_r5e:auto_generated.data[15]
data[1][5] => mux_r5e:auto_generated.data[16]
data[1][6] => mux_r5e:auto_generated.data[17]
data[1][7] => mux_r5e:auto_generated.data[18]
data[1][8] => mux_r5e:auto_generated.data[19]
data[1][9] => mux_r5e:auto_generated.data[20]
data[1][10] => mux_r5e:auto_generated.data[21]
data[2][0] => mux_r5e:auto_generated.data[22]
data[2][1] => mux_r5e:auto_generated.data[23]
data[2][2] => mux_r5e:auto_generated.data[24]
data[2][3] => mux_r5e:auto_generated.data[25]
data[2][4] => mux_r5e:auto_generated.data[26]
data[2][5] => mux_r5e:auto_generated.data[27]
data[2][6] => mux_r5e:auto_generated.data[28]
data[2][7] => mux_r5e:auto_generated.data[29]
data[2][8] => mux_r5e:auto_generated.data[30]
data[2][9] => mux_r5e:auto_generated.data[31]
data[2][10] => mux_r5e:auto_generated.data[32]
data[3][0] => mux_r5e:auto_generated.data[33]
data[3][1] => mux_r5e:auto_generated.data[34]
data[3][2] => mux_r5e:auto_generated.data[35]
data[3][3] => mux_r5e:auto_generated.data[36]
data[3][4] => mux_r5e:auto_generated.data[37]
data[3][5] => mux_r5e:auto_generated.data[38]
data[3][6] => mux_r5e:auto_generated.data[39]
data[3][7] => mux_r5e:auto_generated.data[40]
data[3][8] => mux_r5e:auto_generated.data[41]
data[3][9] => mux_r5e:auto_generated.data[42]
data[3][10] => mux_r5e:auto_generated.data[43]
data[4][0] => mux_r5e:auto_generated.data[44]
data[4][1] => mux_r5e:auto_generated.data[45]
data[4][2] => mux_r5e:auto_generated.data[46]
data[4][3] => mux_r5e:auto_generated.data[47]
data[4][4] => mux_r5e:auto_generated.data[48]
data[4][5] => mux_r5e:auto_generated.data[49]
data[4][6] => mux_r5e:auto_generated.data[50]
data[4][7] => mux_r5e:auto_generated.data[51]
data[4][8] => mux_r5e:auto_generated.data[52]
data[4][9] => mux_r5e:auto_generated.data[53]
data[4][10] => mux_r5e:auto_generated.data[54]
data[5][0] => mux_r5e:auto_generated.data[55]
data[5][1] => mux_r5e:auto_generated.data[56]
data[5][2] => mux_r5e:auto_generated.data[57]
data[5][3] => mux_r5e:auto_generated.data[58]
data[5][4] => mux_r5e:auto_generated.data[59]
data[5][5] => mux_r5e:auto_generated.data[60]
data[5][6] => mux_r5e:auto_generated.data[61]
data[5][7] => mux_r5e:auto_generated.data[62]
data[5][8] => mux_r5e:auto_generated.data[63]
data[5][9] => mux_r5e:auto_generated.data[64]
data[5][10] => mux_r5e:auto_generated.data[65]
data[6][0] => mux_r5e:auto_generated.data[66]
data[6][1] => mux_r5e:auto_generated.data[67]
data[6][2] => mux_r5e:auto_generated.data[68]
data[6][3] => mux_r5e:auto_generated.data[69]
data[6][4] => mux_r5e:auto_generated.data[70]
data[6][5] => mux_r5e:auto_generated.data[71]
data[6][6] => mux_r5e:auto_generated.data[72]
data[6][7] => mux_r5e:auto_generated.data[73]
data[6][8] => mux_r5e:auto_generated.data[74]
data[6][9] => mux_r5e:auto_generated.data[75]
data[6][10] => mux_r5e:auto_generated.data[76]
data[7][0] => mux_r5e:auto_generated.data[77]
data[7][1] => mux_r5e:auto_generated.data[78]
data[7][2] => mux_r5e:auto_generated.data[79]
data[7][3] => mux_r5e:auto_generated.data[80]
data[7][4] => mux_r5e:auto_generated.data[81]
data[7][5] => mux_r5e:auto_generated.data[82]
data[7][6] => mux_r5e:auto_generated.data[83]
data[7][7] => mux_r5e:auto_generated.data[84]
data[7][8] => mux_r5e:auto_generated.data[85]
data[7][9] => mux_r5e:auto_generated.data[86]
data[7][10] => mux_r5e:auto_generated.data[87]
sel[0] => mux_r5e:auto_generated.sel[0]
sel[1] => mux_r5e:auto_generated.sel[1]
sel[2] => mux_r5e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_r5e:auto_generated.result[0]
result[1] <= mux_r5e:auto_generated.result[1]
result[2] <= mux_r5e:auto_generated.result[2]
result[3] <= mux_r5e:auto_generated.result[3]
result[4] <= mux_r5e:auto_generated.result[4]
result[5] <= mux_r5e:auto_generated.result[5]
result[6] <= mux_r5e:auto_generated.result[6]
result[7] <= mux_r5e:auto_generated.result[7]
result[8] <= mux_r5e:auto_generated.result[8]
result[9] <= mux_r5e:auto_generated.result[9]
result[10] <= mux_r5e:auto_generated.result[10]


|Test_CU|RON:inst1|lpm_mux2:inst5|lpm_mux:lpm_mux_component|mux_r5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~44.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~45.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~46.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~47.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~48.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~49.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~50.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~51.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~52.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~53.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~54.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~55.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~56.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~57.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~58.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~59.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~60.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~61.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~62.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~63.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~64.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~65.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~66.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~67.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~68.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~69.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~70.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~71.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~72.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~73.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~74.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~75.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~76.IN0


|Test_CU|RON:inst1|lpm_dff1:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|RON:inst1|lpm_dff1:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|RON:inst1|lpm_decode1:inst4
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|Test_CU|RON:inst1|lpm_decode1:inst4|lpm_decode:lpm_decode_component
data[0] => decode_5sf:auto_generated.data[0]
data[1] => decode_5sf:auto_generated.data[1]
data[2] => decode_5sf:auto_generated.data[2]
enable => decode_5sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5sf:auto_generated.eq[0]
eq[1] <= decode_5sf:auto_generated.eq[1]
eq[2] <= decode_5sf:auto_generated.eq[2]
eq[3] <= decode_5sf:auto_generated.eq[3]
eq[4] <= decode_5sf:auto_generated.eq[4]
eq[5] <= decode_5sf:auto_generated.eq[5]
eq[6] <= decode_5sf:auto_generated.eq[6]
eq[7] <= decode_5sf:auto_generated.eq[7]


|Test_CU|RON:inst1|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_5sf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode28w[1]~1.IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1]~0.IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2]~0.IN0
data[1] => w_anode58w[2]~0.IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode28w[3]~0.IN0
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|RON:inst1|lpm_dff1:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|RON:inst1|lpm_dff1:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|RON:inst1|lpm_dff1:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|RON:inst1|lpm_dff1:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|RON:inst1|lpm_dff1:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|RON:inst1|lpm_dff1:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|RON:inst1|lpm_dff1:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|RON:inst1|lpm_dff1:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|RON:inst1|lpm_dff1:inst17
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|RON:inst1|lpm_dff1:inst17|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|RON:inst1|lpm_dff1:inst18
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|RON:inst1|lpm_dff1:inst18|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|RON:inst1|lpm_dff1:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|RON:inst1|lpm_dff1:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4
EMPTY <= lpm_compare0:inst44.aeb
PUSH => lpm_counter0:inst22.updown
PUSH => inst10.IN1
PUSH => inst42.IN1
PUSH => lpm_decode0:inst20.enable
CLK => lpm_counter0:inst22.clock
CLK => lpm_counter1:inst2.clock
CLK => inst11.CLK
CLK => lpm_dff0:inst32.clock
CLK => lpm_dff0:inst33.clock
CLK => lpm_dff0:inst34.clock
CLK => lpm_dff0:inst.clock
CLK => lpm_dff0:inst24.clock
CLK => lpm_dff0:inst25.clock
CLK => lpm_dff0:inst26.clock
CLK => lpm_dff0:inst27.clock
CLK => lpm_dff0:inst28.clock
CLK => lpm_dff0:inst29.clock
CLK => lpm_dff0:inst30.clock
CLK => lpm_dff0:inst31.clock
POP => inst11.DATAIN
POP => inst13.IN1
POP => inst38.IN0
FULL <= lpm_compare1:inst1.ageb
DATA[0] <> lpm_bustri0:inst19.tridata[0]
DATA[1] <> lpm_bustri0:inst19.tridata[1]
DATA[2] <> lpm_bustri0:inst19.tridata[2]
DATA[3] <> lpm_bustri0:inst19.tridata[3]
DATA[4] <> lpm_bustri0:inst19.tridata[4]
DATA[5] <> lpm_bustri0:inst19.tridata[5]
DATA[6] <> lpm_bustri0:inst19.tridata[6]
DATA[7] <> lpm_bustri0:inst19.tridata[7]
DATA[8] <> lpm_bustri0:inst19.tridata[8]
DATA[9] <> lpm_bustri0:inst19.tridata[9]
DATA[10] <> lpm_bustri0:inst19.tridata[10]


|Test_CU|STACK:inst4|lpm_compare0:inst44
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|STACK:inst4|lpm_compare0:inst44|lpm_compare:lpm_compare_component
dataa[0] => cmpr_mni:auto_generated.dataa[0]
dataa[1] => cmpr_mni:auto_generated.dataa[1]
dataa[2] => cmpr_mni:auto_generated.dataa[2]
dataa[3] => cmpr_mni:auto_generated.dataa[3]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mni:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|STACK:inst4|lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_mni:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0


|Test_CU|STACK:inst4|lpm_counter0:inst22
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
updown => lpm_counter:lpm_counter_component.updown
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]


|Test_CU|STACK:inst4|lpm_counter0:inst22|lpm_counter:lpm_counter_component
clock => cntr_8mh:auto_generated.clock
clk_en => cntr_8mh:auto_generated.clk_en
cnt_en => cntr_8mh:auto_generated.cnt_en
updown => cntr_8mh:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_8mh:auto_generated.q[0]
q[1] <= cntr_8mh:auto_generated.q[1]
q[2] <= cntr_8mh:auto_generated.q[2]
q[3] <= cntr_8mh:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|STACK:inst4|lpm_counter0:inst22|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated
clk_en => counter_reg_bit1a[3]~4.IN0
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~9.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|Test_CU|STACK:inst4|lpm_compare2:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|STACK:inst4|lpm_compare2:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_qij:auto_generated.dataa[0]
dataa[1] => cmpr_qij:auto_generated.dataa[1]
datab[0] => cmpr_qij:auto_generated.datab[0]
datab[1] => cmpr_qij:auto_generated.datab[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_qij:auto_generated.aeb
agb <= cmpr_qij:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|STACK:inst4|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_qij:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~1.IN0
dataa[0] => op_1.IN4
dataa[1] => _~0.IN0
dataa[1] => op_1.IN2
datab[0] => _~1.IN1
datab[0] => op_1.IN3
datab[1] => _~0.IN1
datab[1] => op_1.IN1


|Test_CU|STACK:inst4|lpm_counter1:inst2
aclr => lpm_counter:lpm_counter_component.aclr
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|Test_CU|STACK:inst4|lpm_counter1:inst2|lpm_counter:lpm_counter_component
clock => cntr_tcj:auto_generated.clock
clk_en => cntr_tcj:auto_generated.clk_en
cnt_en => cntr_tcj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_tcj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_tcj:auto_generated.q[0]
q[1] <= cntr_tcj:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|STACK:inst4|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_tcj:auto_generated
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clk_en => counter_reg_bit1a[1]~2.IN0
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~5.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT


|Test_CU|STACK:inst4|lpm_compare1:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
AgeB <= lpm_compare:lpm_compare_component.AgeB


|Test_CU|STACK:inst4|lpm_compare1:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pbj:auto_generated.dataa[0]
dataa[1] => cmpr_pbj:auto_generated.dataa[1]
dataa[2] => cmpr_pbj:auto_generated.dataa[2]
dataa[3] => cmpr_pbj:auto_generated.dataa[3]
datab[0] => cmpr_pbj:auto_generated.datab[0]
datab[1] => cmpr_pbj:auto_generated.datab[1]
datab[2] => cmpr_pbj:auto_generated.datab[2]
datab[3] => cmpr_pbj:auto_generated.datab[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_pbj:auto_generated.ageb


|Test_CU|STACK:inst4|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_pbj:auto_generated
ageb <= ageb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~3.IN0
dataa[0] => op_1.IN8
dataa[1] => _~2.IN0
dataa[1] => op_1.IN6
dataa[2] => _~1.IN0
dataa[2] => op_1.IN4
dataa[3] => _~0.IN0
dataa[3] => op_1.IN2
datab[0] => _~3.IN1
datab[0] => op_1.IN7
datab[1] => _~2.IN1
datab[1] => op_1.IN5
datab[2] => _~1.IN1
datab[2] => op_1.IN3
datab[3] => _~0.IN1
datab[3] => op_1.IN1


|Test_CU|STACK:inst4|lpm_bustri0:inst19
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|STACK:inst4|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_mux0:inst12
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|STACK:inst4|lpm_mux0:inst12|lpm_mux:lpm_mux_component
data[0][0] => mux_87e:auto_generated.data[0]
data[0][1] => mux_87e:auto_generated.data[1]
data[0][2] => mux_87e:auto_generated.data[2]
data[0][3] => mux_87e:auto_generated.data[3]
data[0][4] => mux_87e:auto_generated.data[4]
data[0][5] => mux_87e:auto_generated.data[5]
data[0][6] => mux_87e:auto_generated.data[6]
data[0][7] => mux_87e:auto_generated.data[7]
data[0][8] => mux_87e:auto_generated.data[8]
data[0][9] => mux_87e:auto_generated.data[9]
data[0][10] => mux_87e:auto_generated.data[10]
data[1][0] => mux_87e:auto_generated.data[11]
data[1][1] => mux_87e:auto_generated.data[12]
data[1][2] => mux_87e:auto_generated.data[13]
data[1][3] => mux_87e:auto_generated.data[14]
data[1][4] => mux_87e:auto_generated.data[15]
data[1][5] => mux_87e:auto_generated.data[16]
data[1][6] => mux_87e:auto_generated.data[17]
data[1][7] => mux_87e:auto_generated.data[18]
data[1][8] => mux_87e:auto_generated.data[19]
data[1][9] => mux_87e:auto_generated.data[20]
data[1][10] => mux_87e:auto_generated.data[21]
data[2][0] => mux_87e:auto_generated.data[22]
data[2][1] => mux_87e:auto_generated.data[23]
data[2][2] => mux_87e:auto_generated.data[24]
data[2][3] => mux_87e:auto_generated.data[25]
data[2][4] => mux_87e:auto_generated.data[26]
data[2][5] => mux_87e:auto_generated.data[27]
data[2][6] => mux_87e:auto_generated.data[28]
data[2][7] => mux_87e:auto_generated.data[29]
data[2][8] => mux_87e:auto_generated.data[30]
data[2][9] => mux_87e:auto_generated.data[31]
data[2][10] => mux_87e:auto_generated.data[32]
data[3][0] => mux_87e:auto_generated.data[33]
data[3][1] => mux_87e:auto_generated.data[34]
data[3][2] => mux_87e:auto_generated.data[35]
data[3][3] => mux_87e:auto_generated.data[36]
data[3][4] => mux_87e:auto_generated.data[37]
data[3][5] => mux_87e:auto_generated.data[38]
data[3][6] => mux_87e:auto_generated.data[39]
data[3][7] => mux_87e:auto_generated.data[40]
data[3][8] => mux_87e:auto_generated.data[41]
data[3][9] => mux_87e:auto_generated.data[42]
data[3][10] => mux_87e:auto_generated.data[43]
data[4][0] => mux_87e:auto_generated.data[44]
data[4][1] => mux_87e:auto_generated.data[45]
data[4][2] => mux_87e:auto_generated.data[46]
data[4][3] => mux_87e:auto_generated.data[47]
data[4][4] => mux_87e:auto_generated.data[48]
data[4][5] => mux_87e:auto_generated.data[49]
data[4][6] => mux_87e:auto_generated.data[50]
data[4][7] => mux_87e:auto_generated.data[51]
data[4][8] => mux_87e:auto_generated.data[52]
data[4][9] => mux_87e:auto_generated.data[53]
data[4][10] => mux_87e:auto_generated.data[54]
data[5][0] => mux_87e:auto_generated.data[55]
data[5][1] => mux_87e:auto_generated.data[56]
data[5][2] => mux_87e:auto_generated.data[57]
data[5][3] => mux_87e:auto_generated.data[58]
data[5][4] => mux_87e:auto_generated.data[59]
data[5][5] => mux_87e:auto_generated.data[60]
data[5][6] => mux_87e:auto_generated.data[61]
data[5][7] => mux_87e:auto_generated.data[62]
data[5][8] => mux_87e:auto_generated.data[63]
data[5][9] => mux_87e:auto_generated.data[64]
data[5][10] => mux_87e:auto_generated.data[65]
data[6][0] => mux_87e:auto_generated.data[66]
data[6][1] => mux_87e:auto_generated.data[67]
data[6][2] => mux_87e:auto_generated.data[68]
data[6][3] => mux_87e:auto_generated.data[69]
data[6][4] => mux_87e:auto_generated.data[70]
data[6][5] => mux_87e:auto_generated.data[71]
data[6][6] => mux_87e:auto_generated.data[72]
data[6][7] => mux_87e:auto_generated.data[73]
data[6][8] => mux_87e:auto_generated.data[74]
data[6][9] => mux_87e:auto_generated.data[75]
data[6][10] => mux_87e:auto_generated.data[76]
data[7][0] => mux_87e:auto_generated.data[77]
data[7][1] => mux_87e:auto_generated.data[78]
data[7][2] => mux_87e:auto_generated.data[79]
data[7][3] => mux_87e:auto_generated.data[80]
data[7][4] => mux_87e:auto_generated.data[81]
data[7][5] => mux_87e:auto_generated.data[82]
data[7][6] => mux_87e:auto_generated.data[83]
data[7][7] => mux_87e:auto_generated.data[84]
data[7][8] => mux_87e:auto_generated.data[85]
data[7][9] => mux_87e:auto_generated.data[86]
data[7][10] => mux_87e:auto_generated.data[87]
data[8][0] => mux_87e:auto_generated.data[88]
data[8][1] => mux_87e:auto_generated.data[89]
data[8][2] => mux_87e:auto_generated.data[90]
data[8][3] => mux_87e:auto_generated.data[91]
data[8][4] => mux_87e:auto_generated.data[92]
data[8][5] => mux_87e:auto_generated.data[93]
data[8][6] => mux_87e:auto_generated.data[94]
data[8][7] => mux_87e:auto_generated.data[95]
data[8][8] => mux_87e:auto_generated.data[96]
data[8][9] => mux_87e:auto_generated.data[97]
data[8][10] => mux_87e:auto_generated.data[98]
data[9][0] => mux_87e:auto_generated.data[99]
data[9][1] => mux_87e:auto_generated.data[100]
data[9][2] => mux_87e:auto_generated.data[101]
data[9][3] => mux_87e:auto_generated.data[102]
data[9][4] => mux_87e:auto_generated.data[103]
data[9][5] => mux_87e:auto_generated.data[104]
data[9][6] => mux_87e:auto_generated.data[105]
data[9][7] => mux_87e:auto_generated.data[106]
data[9][8] => mux_87e:auto_generated.data[107]
data[9][9] => mux_87e:auto_generated.data[108]
data[9][10] => mux_87e:auto_generated.data[109]
data[10][0] => mux_87e:auto_generated.data[110]
data[10][1] => mux_87e:auto_generated.data[111]
data[10][2] => mux_87e:auto_generated.data[112]
data[10][3] => mux_87e:auto_generated.data[113]
data[10][4] => mux_87e:auto_generated.data[114]
data[10][5] => mux_87e:auto_generated.data[115]
data[10][6] => mux_87e:auto_generated.data[116]
data[10][7] => mux_87e:auto_generated.data[117]
data[10][8] => mux_87e:auto_generated.data[118]
data[10][9] => mux_87e:auto_generated.data[119]
data[10][10] => mux_87e:auto_generated.data[120]
data[11][0] => mux_87e:auto_generated.data[121]
data[11][1] => mux_87e:auto_generated.data[122]
data[11][2] => mux_87e:auto_generated.data[123]
data[11][3] => mux_87e:auto_generated.data[124]
data[11][4] => mux_87e:auto_generated.data[125]
data[11][5] => mux_87e:auto_generated.data[126]
data[11][6] => mux_87e:auto_generated.data[127]
data[11][7] => mux_87e:auto_generated.data[128]
data[11][8] => mux_87e:auto_generated.data[129]
data[11][9] => mux_87e:auto_generated.data[130]
data[11][10] => mux_87e:auto_generated.data[131]
data[12][0] => mux_87e:auto_generated.data[132]
data[12][1] => mux_87e:auto_generated.data[133]
data[12][2] => mux_87e:auto_generated.data[134]
data[12][3] => mux_87e:auto_generated.data[135]
data[12][4] => mux_87e:auto_generated.data[136]
data[12][5] => mux_87e:auto_generated.data[137]
data[12][6] => mux_87e:auto_generated.data[138]
data[12][7] => mux_87e:auto_generated.data[139]
data[12][8] => mux_87e:auto_generated.data[140]
data[12][9] => mux_87e:auto_generated.data[141]
data[12][10] => mux_87e:auto_generated.data[142]
sel[0] => mux_87e:auto_generated.sel[0]
sel[1] => mux_87e:auto_generated.sel[1]
sel[2] => mux_87e:auto_generated.sel[2]
sel[3] => mux_87e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_87e:auto_generated.result[0]
result[1] <= mux_87e:auto_generated.result[1]
result[2] <= mux_87e:auto_generated.result[2]
result[3] <= mux_87e:auto_generated.result[3]
result[4] <= mux_87e:auto_generated.result[4]
result[5] <= mux_87e:auto_generated.result[5]
result[6] <= mux_87e:auto_generated.result[6]
result[7] <= mux_87e:auto_generated.result[7]
result[8] <= mux_87e:auto_generated.result[8]
result[9] <= mux_87e:auto_generated.result[9]
result[10] <= mux_87e:auto_generated.result[10]


|Test_CU|STACK:inst4|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_87e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|STACK:inst4|lpm_dff0:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|STACK:inst4|lpm_dff0:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_decode0:inst20
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|STACK:inst4|lpm_decode0:inst20|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|STACK:inst4|lpm_decode0:inst20|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_dff0:inst33
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|STACK:inst4|lpm_dff0:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_dff0:inst34
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|STACK:inst4|lpm_dff0:inst34|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_dff0:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|STACK:inst4|lpm_dff0:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_dff0:inst24
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|STACK:inst4|lpm_dff0:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_dff0:inst25
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|STACK:inst4|lpm_dff0:inst25|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_dff0:inst26
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|STACK:inst4|lpm_dff0:inst26|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_dff0:inst27
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|STACK:inst4|lpm_dff0:inst27|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_dff0:inst28
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|STACK:inst4|lpm_dff0:inst28|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_dff0:inst29
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|STACK:inst4|lpm_dff0:inst29|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_dff0:inst30
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|STACK:inst4|lpm_dff0:inst30|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|STACK:inst4|lpm_dff0:inst31
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|STACK:inst4|lpm_dff0:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|ALU:inst11
BUSY <= inst49.DB_MAX_OUTPUT_PORT_TYPE
CLK => DCa:inst2.CLK
CLK => inst49.CLK
CLK => lpm_dff0:inst3.clock
CLK => lpm_dff6:inst65.clock
CLK => lpm_shiftreg0:inst60.clock
CLK => lpm_dff0:inst4.clock
CLK => inst10.CLK
START => DCa:inst2.START
START => inst49~0.IN1
START => lpm_dff6:inst65.enable
READY <= inst50.DB_MAX_OUTPUT_PORT_TYPE
FZ_out <= inst10.DB_MAX_OUTPUT_PORT_TYPE
COMMAND[0] => lpm_dff6:inst65.data[0]
COMMAND[1] => lpm_dff6:inst65.data[1]
COMMAND[2] => lpm_dff6:inst65.data[2]
DATA[0] <> lpm_bustri2:inst.tridata[0]
DATA[1] <> lpm_bustri2:inst.tridata[1]
DATA[2] <> lpm_bustri2:inst.tridata[2]
DATA[3] <> lpm_bustri2:inst.tridata[3]
DATA[4] <> lpm_bustri2:inst.tridata[4]
DATA[5] <> lpm_bustri2:inst.tridata[5]
DATA[6] <> lpm_bustri2:inst.tridata[6]
DATA[7] <> lpm_bustri2:inst.tridata[7]
DATA[8] <> lpm_bustri2:inst.tridata[8]
DATA[9] <> lpm_bustri2:inst.tridata[9]
DATA[10] <> lpm_bustri2:inst.tridata[10]
FZ_in => inst10~0.IN1
FZ_in => inst12.IN0


|Test_CU|ALU:inst11|DCa:inst2
T1 <= lpm_decode5:inst1.eq1
SCLR => lpm_counter4:inst.sclr
CLK => lpm_counter4:inst.clock
START => lpm_counter4:inst.cnt_en
T2 <= lpm_decode5:inst1.eq2
T3 <= lpm_decode5:inst1.eq3
T4 <= lpm_decode5:inst1.eq4
T5 <= lpm_decode5:inst1.eq5
T6 <= lpm_decode5:inst1.eq6
T7 <= lpm_decode5:inst1.eq7
T8 <= lpm_decode5:inst1.eq8
T9 <= lpm_decode5:inst1.eq9


|Test_CU|ALU:inst11|DCa:inst2|lpm_decode5:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
data[4] => lpm_decode:lpm_decode_component.data[4]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|ALU:inst11|DCa:inst2|lpm_decode5:inst1|lpm_decode:lpm_decode_component
data[0] => decode_ktf:auto_generated.data[0]
data[1] => decode_ktf:auto_generated.data[1]
data[2] => decode_ktf:auto_generated.data[2]
data[3] => decode_ktf:auto_generated.data[3]
data[4] => decode_ktf:auto_generated.data[4]
enable => decode_ktf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ktf:auto_generated.eq[0]
eq[1] <= decode_ktf:auto_generated.eq[1]
eq[2] <= decode_ktf:auto_generated.eq[2]
eq[3] <= decode_ktf:auto_generated.eq[3]
eq[4] <= decode_ktf:auto_generated.eq[4]
eq[5] <= decode_ktf:auto_generated.eq[5]
eq[6] <= decode_ktf:auto_generated.eq[6]
eq[7] <= decode_ktf:auto_generated.eq[7]
eq[8] <= decode_ktf:auto_generated.eq[8]
eq[9] <= decode_ktf:auto_generated.eq[9]
eq[10] <= decode_ktf:auto_generated.eq[10]
eq[11] <= decode_ktf:auto_generated.eq[11]
eq[12] <= decode_ktf:auto_generated.eq[12]
eq[13] <= decode_ktf:auto_generated.eq[13]
eq[14] <= decode_ktf:auto_generated.eq[14]
eq[15] <= decode_ktf:auto_generated.eq[15]
eq[16] <= decode_ktf:auto_generated.eq[16]
eq[17] <= decode_ktf:auto_generated.eq[17]
eq[18] <= decode_ktf:auto_generated.eq[18]
eq[19] <= decode_ktf:auto_generated.eq[19]
eq[20] <= decode_ktf:auto_generated.eq[20]
eq[21] <= decode_ktf:auto_generated.eq[21]
eq[22] <= decode_ktf:auto_generated.eq[22]
eq[23] <= decode_ktf:auto_generated.eq[23]
eq[24] <= decode_ktf:auto_generated.eq[24]
eq[25] <= decode_ktf:auto_generated.eq[25]
eq[26] <= decode_ktf:auto_generated.eq[26]
eq[27] <= decode_ktf:auto_generated.eq[27]
eq[28] <= decode_ktf:auto_generated.eq[28]
eq[29] <= decode_ktf:auto_generated.eq[29]
eq[30] <= decode_ktf:auto_generated.eq[30]
eq[31] <= decode_ktf:auto_generated.eq[31]


|Test_CU|ALU:inst11|DCa:inst2|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated
data[0] => w_anode114w[1]~2.IN0
data[0] => w_anode125w[1].IN1
data[0] => w_anode135w[1]~1.IN0
data[0] => w_anode145w[1].IN1
data[0] => w_anode155w[1]~1.IN0
data[0] => w_anode165w[1].IN1
data[0] => w_anode16w[1]~2.IN0
data[0] => w_anode175w[1]~0.IN0
data[0] => w_anode185w[1].IN1
data[0] => w_anode205w[1]~2.IN0
data[0] => w_anode216w[1].IN1
data[0] => w_anode226w[1]~1.IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode246w[1]~1.IN0
data[0] => w_anode256w[1].IN1
data[0] => w_anode266w[1]~0.IN0
data[0] => w_anode276w[1].IN1
data[0] => w_anode296w[1]~2.IN0
data[0] => w_anode307w[1].IN1
data[0] => w_anode317w[1]~1.IN0
data[0] => w_anode327w[1].IN1
data[0] => w_anode337w[1]~1.IN0
data[0] => w_anode33w[1].IN1
data[0] => w_anode347w[1].IN1
data[0] => w_anode357w[1]~0.IN0
data[0] => w_anode367w[1].IN1
data[0] => w_anode43w[1]~1.IN0
data[0] => w_anode53w[1].IN1
data[0] => w_anode63w[1]~1.IN0
data[0] => w_anode73w[1].IN1
data[0] => w_anode83w[1]~0.IN0
data[0] => w_anode93w[1].IN1
data[1] => w_anode114w[2]~1.IN0
data[1] => w_anode125w[2]~1.IN0
data[1] => w_anode135w[2].IN1
data[1] => w_anode145w[2].IN1
data[1] => w_anode155w[2]~0.IN0
data[1] => w_anode165w[2]~0.IN0
data[1] => w_anode16w[2]~1.IN0
data[1] => w_anode175w[2].IN1
data[1] => w_anode185w[2].IN1
data[1] => w_anode205w[2]~1.IN0
data[1] => w_anode216w[2]~1.IN0
data[1] => w_anode226w[2].IN1
data[1] => w_anode236w[2].IN1
data[1] => w_anode246w[2]~0.IN0
data[1] => w_anode256w[2]~0.IN0
data[1] => w_anode266w[2].IN1
data[1] => w_anode276w[2].IN1
data[1] => w_anode296w[2]~1.IN0
data[1] => w_anode307w[2]~1.IN0
data[1] => w_anode317w[2].IN1
data[1] => w_anode327w[2].IN1
data[1] => w_anode337w[2]~0.IN0
data[1] => w_anode33w[2]~1.IN0
data[1] => w_anode347w[2]~0.IN0
data[1] => w_anode357w[2].IN1
data[1] => w_anode367w[2].IN1
data[1] => w_anode43w[2].IN1
data[1] => w_anode53w[2].IN1
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode73w[2]~0.IN0
data[1] => w_anode83w[2].IN1
data[1] => w_anode93w[2].IN1
data[2] => w_anode114w[3]~0.IN0
data[2] => w_anode125w[3]~0.IN0
data[2] => w_anode135w[3]~0.IN0
data[2] => w_anode145w[3]~0.IN0
data[2] => w_anode155w[3].IN1
data[2] => w_anode165w[3].IN1
data[2] => w_anode16w[3]~0.IN0
data[2] => w_anode175w[3].IN1
data[2] => w_anode185w[3].IN1
data[2] => w_anode205w[3]~0.IN0
data[2] => w_anode216w[3]~0.IN0
data[2] => w_anode226w[3]~0.IN0
data[2] => w_anode236w[3]~0.IN0
data[2] => w_anode246w[3].IN1
data[2] => w_anode256w[3].IN1
data[2] => w_anode266w[3].IN1
data[2] => w_anode276w[3].IN1
data[2] => w_anode296w[3]~0.IN0
data[2] => w_anode307w[3]~0.IN0
data[2] => w_anode317w[3]~0.IN0
data[2] => w_anode327w[3]~0.IN0
data[2] => w_anode337w[3].IN1
data[2] => w_anode33w[3]~0.IN0
data[2] => w_anode347w[3].IN1
data[2] => w_anode357w[3].IN1
data[2] => w_anode367w[3].IN1
data[2] => w_anode43w[3]~0.IN0
data[2] => w_anode53w[3]~0.IN0
data[2] => w_anode63w[3].IN1
data[2] => w_anode73w[3].IN1
data[2] => w_anode83w[3].IN1
data[2] => w_anode93w[3].IN1
data[3] => w_anode105w[1].IN1
data[3] => w_anode196w[1]~0.IN0
data[3] => w_anode287w[1].IN1
data[3] => w_anode3w[1]~1.IN0
data[4] => w_anode105w[2]~0.IN0
data[4] => w_anode196w[2].IN1
data[4] => w_anode287w[2].IN1
data[4] => w_anode3w[2]~0.IN0
enable => w_anode105w[1].IN0
enable => w_anode196w[1].IN0
enable => w_anode287w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode16w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode33w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode43w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode53w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode73w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode93w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode114w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode125w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode135w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode145w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode155w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode165w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode175w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode185w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode205w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode216w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode226w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode236w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode246w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode256w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode266w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode276w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode296w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode307w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode317w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode327w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode337w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode347w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode367w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|ALU:inst11|DCa:inst2|lpm_counter4:inst
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]


|Test_CU|ALU:inst11|DCa:inst2|lpm_counter4:inst|lpm_counter:lpm_counter_component
clock => cntr_6pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_6pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_6pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_6pi:auto_generated.q[0]
q[1] <= cntr_6pi:auto_generated.q[1]
q[2] <= cntr_6pi:auto_generated.q[2]
q[3] <= cntr_6pi:auto_generated.q[3]
q[4] <= cntr_6pi:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|ALU:inst11|DCa:inst2|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~11.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
sclr => _~11.IN1
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|Test_CU|ALU:inst11|lpm_compare6:inst63
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|ALU:inst11|lpm_compare6:inst63|lpm_compare:lpm_compare_component
dataa[0] => cmpr_4pi:auto_generated.dataa[0]
dataa[1] => cmpr_4pi:auto_generated.dataa[1]
dataa[2] => cmpr_4pi:auto_generated.dataa[2]
dataa[3] => cmpr_4pi:auto_generated.dataa[3]
dataa[4] => cmpr_4pi:auto_generated.dataa[4]
dataa[5] => cmpr_4pi:auto_generated.dataa[5]
dataa[6] => cmpr_4pi:auto_generated.dataa[6]
dataa[7] => cmpr_4pi:auto_generated.dataa[7]
dataa[8] => cmpr_4pi:auto_generated.dataa[8]
dataa[9] => cmpr_4pi:auto_generated.dataa[9]
dataa[10] => cmpr_4pi:auto_generated.dataa[10]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_4pi:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|ALU:inst11|lpm_compare6:inst63|lpm_compare:lpm_compare_component|cmpr_4pi:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0


|Test_CU|ALU:inst11|lpm_mux10:inst59
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|ALU:inst11|lpm_mux10:inst59|lpm_mux:lpm_mux_component
data[0][0] => mux_m5e:auto_generated.data[0]
data[0][1] => mux_m5e:auto_generated.data[1]
data[0][2] => mux_m5e:auto_generated.data[2]
data[0][3] => mux_m5e:auto_generated.data[3]
data[0][4] => mux_m5e:auto_generated.data[4]
data[0][5] => mux_m5e:auto_generated.data[5]
data[0][6] => mux_m5e:auto_generated.data[6]
data[0][7] => mux_m5e:auto_generated.data[7]
data[0][8] => mux_m5e:auto_generated.data[8]
data[0][9] => mux_m5e:auto_generated.data[9]
data[0][10] => mux_m5e:auto_generated.data[10]
data[1][0] => mux_m5e:auto_generated.data[11]
data[1][1] => mux_m5e:auto_generated.data[12]
data[1][2] => mux_m5e:auto_generated.data[13]
data[1][3] => mux_m5e:auto_generated.data[14]
data[1][4] => mux_m5e:auto_generated.data[15]
data[1][5] => mux_m5e:auto_generated.data[16]
data[1][6] => mux_m5e:auto_generated.data[17]
data[1][7] => mux_m5e:auto_generated.data[18]
data[1][8] => mux_m5e:auto_generated.data[19]
data[1][9] => mux_m5e:auto_generated.data[20]
data[1][10] => mux_m5e:auto_generated.data[21]
data[2][0] => mux_m5e:auto_generated.data[22]
data[2][1] => mux_m5e:auto_generated.data[23]
data[2][2] => mux_m5e:auto_generated.data[24]
data[2][3] => mux_m5e:auto_generated.data[25]
data[2][4] => mux_m5e:auto_generated.data[26]
data[2][5] => mux_m5e:auto_generated.data[27]
data[2][6] => mux_m5e:auto_generated.data[28]
data[2][7] => mux_m5e:auto_generated.data[29]
data[2][8] => mux_m5e:auto_generated.data[30]
data[2][9] => mux_m5e:auto_generated.data[31]
data[2][10] => mux_m5e:auto_generated.data[32]
data[3][0] => mux_m5e:auto_generated.data[33]
data[3][1] => mux_m5e:auto_generated.data[34]
data[3][2] => mux_m5e:auto_generated.data[35]
data[3][3] => mux_m5e:auto_generated.data[36]
data[3][4] => mux_m5e:auto_generated.data[37]
data[3][5] => mux_m5e:auto_generated.data[38]
data[3][6] => mux_m5e:auto_generated.data[39]
data[3][7] => mux_m5e:auto_generated.data[40]
data[3][8] => mux_m5e:auto_generated.data[41]
data[3][9] => mux_m5e:auto_generated.data[42]
data[3][10] => mux_m5e:auto_generated.data[43]
sel[0] => mux_m5e:auto_generated.sel[0]
sel[1] => mux_m5e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_m5e:auto_generated.result[0]
result[1] <= mux_m5e:auto_generated.result[1]
result[2] <= mux_m5e:auto_generated.result[2]
result[3] <= mux_m5e:auto_generated.result[3]
result[4] <= mux_m5e:auto_generated.result[4]
result[5] <= mux_m5e:auto_generated.result[5]
result[6] <= mux_m5e:auto_generated.result[6]
result[7] <= mux_m5e:auto_generated.result[7]
result[8] <= mux_m5e:auto_generated.result[8]
result[9] <= mux_m5e:auto_generated.result[9]
result[10] <= mux_m5e:auto_generated.result[10]


|Test_CU|ALU:inst11|lpm_mux10:inst59|lpm_mux:lpm_mux_component|mux_m5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~22.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~23.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~24.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~25.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~26.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~27.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~28.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~29.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~30.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~31.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~32.IN0


|Test_CU|ALU:inst11|lpm_add_sub0:inst1
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]


|Test_CU|ALU:inst11|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_cqh:auto_generated.dataa[0]
dataa[1] => add_sub_cqh:auto_generated.dataa[1]
dataa[2] => add_sub_cqh:auto_generated.dataa[2]
dataa[3] => add_sub_cqh:auto_generated.dataa[3]
dataa[4] => add_sub_cqh:auto_generated.dataa[4]
dataa[5] => add_sub_cqh:auto_generated.dataa[5]
dataa[6] => add_sub_cqh:auto_generated.dataa[6]
dataa[7] => add_sub_cqh:auto_generated.dataa[7]
dataa[8] => add_sub_cqh:auto_generated.dataa[8]
dataa[9] => add_sub_cqh:auto_generated.dataa[9]
dataa[10] => add_sub_cqh:auto_generated.dataa[10]
datab[0] => add_sub_cqh:auto_generated.datab[0]
datab[1] => add_sub_cqh:auto_generated.datab[1]
datab[2] => add_sub_cqh:auto_generated.datab[2]
datab[3] => add_sub_cqh:auto_generated.datab[3]
datab[4] => add_sub_cqh:auto_generated.datab[4]
datab[5] => add_sub_cqh:auto_generated.datab[5]
datab[6] => add_sub_cqh:auto_generated.datab[6]
datab[7] => add_sub_cqh:auto_generated.datab[7]
datab[8] => add_sub_cqh:auto_generated.datab[8]
datab[9] => add_sub_cqh:auto_generated.datab[9]
datab[10] => add_sub_cqh:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cqh:auto_generated.result[0]
result[1] <= add_sub_cqh:auto_generated.result[1]
result[2] <= add_sub_cqh:auto_generated.result[2]
result[3] <= add_sub_cqh:auto_generated.result[3]
result[4] <= add_sub_cqh:auto_generated.result[4]
result[5] <= add_sub_cqh:auto_generated.result[5]
result[6] <= add_sub_cqh:auto_generated.result[6]
result[7] <= add_sub_cqh:auto_generated.result[7]
result[8] <= add_sub_cqh:auto_generated.result[8]
result[9] <= add_sub_cqh:auto_generated.result[9]
result[10] <= add_sub_cqh:auto_generated.result[10]
cout <= <GND>
overflow <= <GND>


|Test_CU|ALU:inst11|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_cqh:auto_generated
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|ALU:inst11|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|ALU:inst11|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|ALU:inst11|lpm_bustri2:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|ALU:inst11|lpm_bustri2:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|ALU:inst11|lpm_compare10:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|Test_CU|ALU:inst11|lpm_compare10:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_0jj:auto_generated.dataa[0]
dataa[1] => cmpr_0jj:auto_generated.dataa[1]
dataa[2] => cmpr_0jj:auto_generated.dataa[2]
datab[0] => cmpr_0jj:auto_generated.datab[0]
datab[1] => cmpr_0jj:auto_generated.datab[1]
datab[2] => cmpr_0jj:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_0jj:auto_generated.alb
aeb <= cmpr_0jj:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|ALU:inst11|lpm_compare10:inst6|lpm_compare:lpm_compare_component|cmpr_0jj:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~2.IN0
dataa[0] => op_1.IN5
dataa[1] => _~1.IN0
dataa[1] => op_1.IN3
dataa[2] => _~0.IN0
dataa[2] => op_1.IN1
datab[0] => _~2.IN1
datab[0] => op_1.IN6
datab[1] => _~1.IN1
datab[1] => op_1.IN4
datab[2] => _~0.IN1
datab[2] => op_1.IN2


|Test_CU|ALU:inst11|lpm_dff6:inst65
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]


|Test_CU|ALU:inst11|lpm_dff6:inst65|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|ALU:inst11|lpm_shiftreg0:inst60
clock => lpm_shiftreg:lpm_shiftreg_component.clock
data[0] => lpm_shiftreg:lpm_shiftreg_component.data[0]
data[1] => lpm_shiftreg:lpm_shiftreg_component.data[1]
data[2] => lpm_shiftreg:lpm_shiftreg_component.data[2]
data[3] => lpm_shiftreg:lpm_shiftreg_component.data[3]
data[4] => lpm_shiftreg:lpm_shiftreg_component.data[4]
data[5] => lpm_shiftreg:lpm_shiftreg_component.data[5]
data[6] => lpm_shiftreg:lpm_shiftreg_component.data[6]
data[7] => lpm_shiftreg:lpm_shiftreg_component.data[7]
data[8] => lpm_shiftreg:lpm_shiftreg_component.data[8]
data[9] => lpm_shiftreg:lpm_shiftreg_component.data[9]
data[10] => lpm_shiftreg:lpm_shiftreg_component.data[10]
enable => lpm_shiftreg:lpm_shiftreg_component.enable
load => lpm_shiftreg:lpm_shiftreg_component.load
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q[2]
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q[3]
q[4] <= lpm_shiftreg:lpm_shiftreg_component.q[4]
q[5] <= lpm_shiftreg:lpm_shiftreg_component.q[5]
q[6] <= lpm_shiftreg:lpm_shiftreg_component.q[6]
q[7] <= lpm_shiftreg:lpm_shiftreg_component.q[7]
q[8] <= lpm_shiftreg:lpm_shiftreg_component.q[8]
q[9] <= lpm_shiftreg:lpm_shiftreg_component.q[9]
q[10] <= lpm_shiftreg:lpm_shiftreg_component.q[10]
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|Test_CU|ALU:inst11|lpm_shiftreg0:inst60|lpm_shiftreg:lpm_shiftreg_component
data[0] => _~23.IN1
data[1] => _~22.IN1
data[2] => _~21.IN1
data[3] => _~20.IN1
data[4] => _~19.IN1
data[5] => _~18.IN1
data[6] => _~17.IN1
data[7] => _~16.IN1
data[8] => _~15.IN1
data[9] => _~14.IN1
data[10] => _~13.IN1
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _~12.IN1
load => _~1.IN0
load => _~13.IN0
load => _~14.IN0
load => _~15.IN0
load => _~16.IN0
load => _~17.IN0
load => _~18.IN0
load => _~19.IN0
load => _~20.IN0
load => _~21.IN0
load => _~22.IN0
load => _~23.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _~0.IN0
sset => _~35.IN0
sset => _~36.IN0
sset => _~37.IN0
sset => _~38.IN0
sset => _~39.IN0
sset => _~40.IN0
sset => _~41.IN0
sset => _~42.IN0
sset => _~43.IN0
sset => _~44.IN0
sset => _~45.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|ALU:inst11|BUSMUX:inst14
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]


|Test_CU|ALU:inst11|BUSMUX:inst14|lpm_mux:$00000
data[0][0] => mux_8pc:auto_generated.data[0]
data[0][1] => mux_8pc:auto_generated.data[1]
data[0][2] => mux_8pc:auto_generated.data[2]
data[0][3] => mux_8pc:auto_generated.data[3]
data[0][4] => mux_8pc:auto_generated.data[4]
data[0][5] => mux_8pc:auto_generated.data[5]
data[0][6] => mux_8pc:auto_generated.data[6]
data[0][7] => mux_8pc:auto_generated.data[7]
data[0][8] => mux_8pc:auto_generated.data[8]
data[0][9] => mux_8pc:auto_generated.data[9]
data[0][10] => mux_8pc:auto_generated.data[10]
data[1][0] => mux_8pc:auto_generated.data[11]
data[1][1] => mux_8pc:auto_generated.data[12]
data[1][2] => mux_8pc:auto_generated.data[13]
data[1][3] => mux_8pc:auto_generated.data[14]
data[1][4] => mux_8pc:auto_generated.data[15]
data[1][5] => mux_8pc:auto_generated.data[16]
data[1][6] => mux_8pc:auto_generated.data[17]
data[1][7] => mux_8pc:auto_generated.data[18]
data[1][8] => mux_8pc:auto_generated.data[19]
data[1][9] => mux_8pc:auto_generated.data[20]
data[1][10] => mux_8pc:auto_generated.data[21]
sel[0] => mux_8pc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8pc:auto_generated.result[0]
result[1] <= mux_8pc:auto_generated.result[1]
result[2] <= mux_8pc:auto_generated.result[2]
result[3] <= mux_8pc:auto_generated.result[3]
result[4] <= mux_8pc:auto_generated.result[4]
result[5] <= mux_8pc:auto_generated.result[5]
result[6] <= mux_8pc:auto_generated.result[6]
result[7] <= mux_8pc:auto_generated.result[7]
result[8] <= mux_8pc:auto_generated.result[8]
result[9] <= mux_8pc:auto_generated.result[9]
result[10] <= mux_8pc:auto_generated.result[10]


|Test_CU|ALU:inst11|BUSMUX:inst14|lpm_mux:$00000|mux_8pc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|ALU:inst11|lpm_inv0:inst13
data[0] => lpm_inv:lpm_inv_component.data[0]
data[1] => lpm_inv:lpm_inv_component.data[1]
data[2] => lpm_inv:lpm_inv_component.data[2]
data[3] => lpm_inv:lpm_inv_component.data[3]
data[4] => lpm_inv:lpm_inv_component.data[4]
data[5] => lpm_inv:lpm_inv_component.data[5]
data[6] => lpm_inv:lpm_inv_component.data[6]
data[7] => lpm_inv:lpm_inv_component.data[7]
data[8] => lpm_inv:lpm_inv_component.data[8]
data[9] => lpm_inv:lpm_inv_component.data[9]
data[10] => lpm_inv:lpm_inv_component.data[10]
result[0] <= lpm_inv:lpm_inv_component.result[0]
result[1] <= lpm_inv:lpm_inv_component.result[1]
result[2] <= lpm_inv:lpm_inv_component.result[2]
result[3] <= lpm_inv:lpm_inv_component.result[3]
result[4] <= lpm_inv:lpm_inv_component.result[4]
result[5] <= lpm_inv:lpm_inv_component.result[5]
result[6] <= lpm_inv:lpm_inv_component.result[6]
result[7] <= lpm_inv:lpm_inv_component.result[7]
result[8] <= lpm_inv:lpm_inv_component.result[8]
result[9] <= lpm_inv:lpm_inv_component.result[9]
result[10] <= lpm_inv:lpm_inv_component.result[10]


|Test_CU|ALU:inst11|lpm_inv0:inst13|lpm_inv:lpm_inv_component
data[0] => result[0]~10.IN0
data[1] => result[1]~9.IN0
data[2] => result[2]~8.IN0
data[3] => result[3]~7.IN0
data[4] => result[4]~6.IN0
data[5] => result[5]~5.IN0
data[6] => result[6]~4.IN0
data[7] => result[7]~3.IN0
data[8] => result[8]~2.IN0
data[9] => result[9]~1.IN0
data[10] => result[10]~0.IN0
result[0] <= result[0]~10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~9.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~7.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~6.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~4.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~3.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~2.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|ALU:inst11|lpm_inv0:inst8
data[0] => lpm_inv:lpm_inv_component.data[0]
data[1] => lpm_inv:lpm_inv_component.data[1]
data[2] => lpm_inv:lpm_inv_component.data[2]
data[3] => lpm_inv:lpm_inv_component.data[3]
data[4] => lpm_inv:lpm_inv_component.data[4]
data[5] => lpm_inv:lpm_inv_component.data[5]
data[6] => lpm_inv:lpm_inv_component.data[6]
data[7] => lpm_inv:lpm_inv_component.data[7]
data[8] => lpm_inv:lpm_inv_component.data[8]
data[9] => lpm_inv:lpm_inv_component.data[9]
data[10] => lpm_inv:lpm_inv_component.data[10]
result[0] <= lpm_inv:lpm_inv_component.result[0]
result[1] <= lpm_inv:lpm_inv_component.result[1]
result[2] <= lpm_inv:lpm_inv_component.result[2]
result[3] <= lpm_inv:lpm_inv_component.result[3]
result[4] <= lpm_inv:lpm_inv_component.result[4]
result[5] <= lpm_inv:lpm_inv_component.result[5]
result[6] <= lpm_inv:lpm_inv_component.result[6]
result[7] <= lpm_inv:lpm_inv_component.result[7]
result[8] <= lpm_inv:lpm_inv_component.result[8]
result[9] <= lpm_inv:lpm_inv_component.result[9]
result[10] <= lpm_inv:lpm_inv_component.result[10]


|Test_CU|ALU:inst11|lpm_inv0:inst8|lpm_inv:lpm_inv_component
data[0] => result[0]~10.IN0
data[1] => result[1]~9.IN0
data[2] => result[2]~8.IN0
data[3] => result[3]~7.IN0
data[4] => result[4]~6.IN0
data[5] => result[5]~5.IN0
data[6] => result[6]~4.IN0
data[7] => result[7]~3.IN0
data[8] => result[8]~2.IN0
data[9] => result[9]~1.IN0
data[10] => result[10]~0.IN0
result[0] <= result[0]~10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~9.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~7.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~6.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~4.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~3.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~2.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|ALU:inst11|lpm_or0:inst5
data0x[0] => LPM_OR:lpm_or_component.DATA[0][0]
data0x[1] => LPM_OR:lpm_or_component.DATA[0][1]
data0x[2] => LPM_OR:lpm_or_component.DATA[0][2]
data0x[3] => LPM_OR:lpm_or_component.DATA[0][3]
data0x[4] => LPM_OR:lpm_or_component.DATA[0][4]
data0x[5] => LPM_OR:lpm_or_component.DATA[0][5]
data0x[6] => LPM_OR:lpm_or_component.DATA[0][6]
data0x[7] => LPM_OR:lpm_or_component.DATA[0][7]
data0x[8] => LPM_OR:lpm_or_component.DATA[0][8]
data0x[9] => LPM_OR:lpm_or_component.DATA[0][9]
data0x[10] => LPM_OR:lpm_or_component.DATA[0][10]
data1x[0] => LPM_OR:lpm_or_component.DATA[1][0]
data1x[1] => LPM_OR:lpm_or_component.DATA[1][1]
data1x[2] => LPM_OR:lpm_or_component.DATA[1][2]
data1x[3] => LPM_OR:lpm_or_component.DATA[1][3]
data1x[4] => LPM_OR:lpm_or_component.DATA[1][4]
data1x[5] => LPM_OR:lpm_or_component.DATA[1][5]
data1x[6] => LPM_OR:lpm_or_component.DATA[1][6]
data1x[7] => LPM_OR:lpm_or_component.DATA[1][7]
data1x[8] => LPM_OR:lpm_or_component.DATA[1][8]
data1x[9] => LPM_OR:lpm_or_component.DATA[1][9]
data1x[10] => LPM_OR:lpm_or_component.DATA[1][10]
result[0] <= LPM_OR:lpm_or_component.RESULT[0]
result[1] <= LPM_OR:lpm_or_component.RESULT[1]
result[2] <= LPM_OR:lpm_or_component.RESULT[2]
result[3] <= LPM_OR:lpm_or_component.RESULT[3]
result[4] <= LPM_OR:lpm_or_component.RESULT[4]
result[5] <= LPM_OR:lpm_or_component.RESULT[5]
result[6] <= LPM_OR:lpm_or_component.RESULT[6]
result[7] <= LPM_OR:lpm_or_component.RESULT[7]
result[8] <= LPM_OR:lpm_or_component.RESULT[8]
result[9] <= LPM_OR:lpm_or_component.RESULT[9]
result[10] <= LPM_OR:lpm_or_component.RESULT[10]


|Test_CU|ALU:inst11|lpm_or0:inst5|LPM_OR:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[0][1] => or_node[1][1].IN1
data[0][2] => or_node[2][1].IN1
data[0][3] => or_node[3][1].IN1
data[0][4] => or_node[4][1].IN1
data[0][5] => or_node[5][1].IN1
data[0][6] => or_node[6][1].IN1
data[0][7] => or_node[7][1].IN1
data[0][8] => or_node[8][1].IN1
data[0][9] => or_node[9][1].IN1
data[0][10] => or_node[10][1].IN1
data[1][0] => or_node[0][1].IN0
data[1][1] => or_node[1][1].IN0
data[1][2] => or_node[2][1].IN0
data[1][3] => or_node[3][1].IN0
data[1][4] => or_node[4][1].IN0
data[1][5] => or_node[5][1].IN0
data[1][6] => or_node[6][1].IN0
data[1][7] => or_node[7][1].IN0
data[1][8] => or_node[8][1].IN0
data[1][9] => or_node[9][1].IN0
data[1][10] => or_node[10][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= or_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= or_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= or_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= or_node[7][1].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= or_node[8][1].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= or_node[9][1].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= or_node[10][1].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|ALU:inst11|lpm_dff0:inst4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|ALU:inst11|lpm_dff0:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst
R_MEMORY <= inst.DB_MAX_OUTPUT_PORT_TYPE
CLK => inst23.CLK
CLK => Banks_Memory:inst6.CLK
CLK => inst22.CLK
CLK => inst32.CLK
CLK => inst41.CLK
CLK => inst38.CLK
CLK => inst34.CLK
CLK => lpm_dff4:inst33.clock
CLK => inst19.CLK
CLK => inst30.CLK
CLK => lpm_counter4:inst12.clock
CLK => CLK_OUT.DATAIN
MISS <= Banks_Memory:inst6.MISS
R_CPU => inst29.IN0
R_CPU => inst24.IN0
R_CPU => inst10.IN0
W_CPU => inst29.IN2
W_CPU => inst16.IN1
W_CPU => inst43.IN1
HIT <= Banks_Memory:inst6.HIT
ADDRESS_OUT[0] <= lpm_add_sub1:inst44.result[0]
ADDRESS_OUT[1] <= lpm_add_sub1:inst44.result[1]
ADDRESS_OUT[2] <= lpm_add_sub1:inst44.result[2]
ADDRESS_OUT[3] <= lpm_add_sub1:inst44.result[3]
ADDRESS_OUT[4] <= lpm_add_sub1:inst44.result[4]
ADDRESS_OUT[5] <= lpm_add_sub1:inst44.result[5]
ADDRESS_OUT[6] <= lpm_add_sub1:inst44.result[6]
ADDRESS_OUT[7] <= lpm_add_sub1:inst44.result[7]
ADDRESS_OUT[8] <= lpm_add_sub1:inst44.result[8]
ADDRESS_OUT[9] <= lpm_add_sub1:inst44.result[9]
ADDRESS_OUT[10] <= lpm_add_sub1:inst44.result[10]
ADDRESS_OUT[11] <= lpm_add_sub1:inst44.result[11]
ADDRESS_OUT[12] <= lpm_add_sub1:inst44.result[12]
ADDRESS_IN[0] => Decode_Set_Of:inst46.ADDRESS[0]
ADDRESS_IN[1] => Decode_Set_Of:inst46.ADDRESS[1]
ADDRESS_IN[2] => Decode_Set_Of:inst46.ADDRESS[2]
ADDRESS_IN[3] => Decode_Set_Of:inst46.ADDRESS[3]
ADDRESS_IN[4] => Decode_Set_Of:inst46.ADDRESS[4]
ADDRESS_IN[5] => Decode_Set_Of:inst46.ADDRESS[5]
ADDRESS_IN[6] => Decode_Set_Of:inst46.ADDRESS[6]
ADDRESS_IN[7] => Decode_Set_Of:inst46.ADDRESS[7]
ADDRESS_IN[8] => Decode_Set_Of:inst46.ADDRESS[8]
ADDRESS_IN[9] => Decode_Set_Of:inst46.ADDRESS[9]
ADDRESS_IN[10] => Decode_Set_Of:inst46.ADDRESS[10]
ADDRESS_IN[11] => Decode_Set_Of:inst46.ADDRESS[11]
ADDRESS_IN[12] => Decode_Set_Of:inst46.ADDRESS[12]
DATA_inside[0] <> lpm_bustri2:inst4.tridata[0]
DATA_inside[1] <> lpm_bustri2:inst4.tridata[1]
DATA_inside[2] <> lpm_bustri2:inst4.tridata[2]
DATA_inside[3] <> lpm_bustri2:inst4.tridata[3]
DATA_inside[4] <> lpm_bustri2:inst4.tridata[4]
DATA_inside[5] <> lpm_bustri2:inst4.tridata[5]
DATA_inside[6] <> lpm_bustri2:inst4.tridata[6]
DATA_inside[7] <> lpm_bustri2:inst4.tridata[7]
DATA_inside[8] <> lpm_bustri2:inst4.tridata[8]
DATA_inside[9] <> lpm_bustri2:inst4.tridata[9]
DATA_inside[10] <> lpm_bustri2:inst4.tridata[10]
DATA_outside[0] <> lpm_bustri2:inst40.tridata[0]
DATA_outside[1] <> lpm_bustri2:inst40.tridata[1]
DATA_outside[2] <> lpm_bustri2:inst40.tridata[2]
DATA_outside[3] <> lpm_bustri2:inst40.tridata[3]
DATA_outside[4] <> lpm_bustri2:inst40.tridata[4]
DATA_outside[5] <> lpm_bustri2:inst40.tridata[5]
DATA_outside[6] <> lpm_bustri2:inst40.tridata[6]
DATA_outside[7] <> lpm_bustri2:inst40.tridata[7]
DATA_outside[8] <> lpm_bustri2:inst40.tridata[8]
DATA_outside[9] <> lpm_bustri2:inst40.tridata[9]
DATA_outside[10] <> lpm_bustri2:inst40.tridata[10]
W_MEMORY <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CLK_OUT <= CLK.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|lpm_compare7:inst14
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
AeB <= lpm_compare:lpm_compare_component.AeB
AlB <= lpm_compare:lpm_compare_component.AlB


|Test_CU|CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component
dataa[0] => cmpr_2jj:auto_generated.dataa[0]
dataa[1] => cmpr_2jj:auto_generated.dataa[1]
dataa[2] => cmpr_2jj:auto_generated.dataa[2]
dataa[3] => cmpr_2jj:auto_generated.dataa[3]
dataa[4] => cmpr_2jj:auto_generated.dataa[4]
datab[0] => cmpr_2jj:auto_generated.datab[0]
datab[1] => cmpr_2jj:auto_generated.datab[1]
datab[2] => cmpr_2jj:auto_generated.datab[2]
datab[3] => cmpr_2jj:auto_generated.datab[3]
datab[4] => cmpr_2jj:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_2jj:auto_generated.alb
aeb <= cmpr_2jj:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~4.IN0
dataa[0] => op_1.IN9
dataa[1] => _~3.IN0
dataa[1] => op_1.IN7
dataa[2] => _~2.IN0
dataa[2] => op_1.IN5
dataa[3] => _~1.IN0
dataa[3] => op_1.IN3
dataa[4] => _~0.IN0
dataa[4] => op_1.IN1
datab[0] => _~4.IN1
datab[0] => op_1.IN10
datab[1] => _~3.IN1
datab[1] => op_1.IN8
datab[2] => _~2.IN1
datab[2] => op_1.IN6
datab[3] => _~1.IN1
datab[3] => op_1.IN4
datab[4] => _~0.IN1
datab[4] => op_1.IN2


|Test_CU|CACHE:inst|lpm_counter4:inst12
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]


|Test_CU|CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component
clock => cntr_6pi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_6pi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_6pi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_6pi:auto_generated.q[0]
q[1] <= cntr_6pi:auto_generated.q[1]
q[2] <= cntr_6pi:auto_generated.q[2]
q[3] <= cntr_6pi:auto_generated.q[3]
q[4] <= cntr_6pi:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _~11.IN0
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
sclr => _~11.IN1
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR


|Test_CU|CACHE:inst|lpm_compare9:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_j8j:auto_generated.dataa[0]
dataa[1] => cmpr_j8j:auto_generated.dataa[1]
dataa[2] => cmpr_j8j:auto_generated.dataa[2]
dataa[3] => cmpr_j8j:auto_generated.dataa[3]
dataa[4] => cmpr_j8j:auto_generated.dataa[4]
datab[0] => cmpr_j8j:auto_generated.datab[0]
datab[1] => cmpr_j8j:auto_generated.datab[1]
datab[2] => cmpr_j8j:auto_generated.datab[2]
datab[3] => cmpr_j8j:auto_generated.datab[3]
datab[4] => cmpr_j8j:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_j8j:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6
HIT <= inst23.DB_MAX_OUTPUT_PORT_TYPE
CLK => Bank:inst3.CLK
CLK => LRU_CACHE:inst18.CLK
CLK => Bank:inst6.CLK
CLK => Bank:inst13.CLK
CLK => Bank:inst17.CLK
WRITE => lpm_decode3:inst19.enable
WRITE => inst22.IN0
WRITE => inst21.IN1
READ/WRITE_MISS => inst24.IN0
READ => inst22.IN1
READ => inst21.IN0
READ/WRITE_HIT => inst25.IN1
ADDRESS[0] => Decode_Set_Of:inst2.ADDRESS[0]
ADDRESS[1] => Decode_Set_Of:inst2.ADDRESS[1]
ADDRESS[2] => Decode_Set_Of:inst2.ADDRESS[2]
ADDRESS[3] => Decode_Set_Of:inst2.ADDRESS[3]
ADDRESS[4] => Decode_Set_Of:inst2.ADDRESS[4]
ADDRESS[5] => Decode_Set_Of:inst2.ADDRESS[5]
ADDRESS[6] => Decode_Set_Of:inst2.ADDRESS[6]
ADDRESS[7] => Decode_Set_Of:inst2.ADDRESS[7]
ADDRESS[8] => Decode_Set_Of:inst2.ADDRESS[8]
ADDRESS[9] => Decode_Set_Of:inst2.ADDRESS[9]
ADDRESS[10] => Decode_Set_Of:inst2.ADDRESS[10]
ADDRESS[11] => Decode_Set_Of:inst2.ADDRESS[11]
ADDRESS[12] => Decode_Set_Of:inst2.ADDRESS[12]
DATA_IN[0] => Bank:inst6.DATA[0]
DATA_IN[0] => Bank:inst13.DATA[0]
DATA_IN[0] => Bank:inst17.DATA[0]
DATA_IN[0] => Bank:inst3.DATA[0]
DATA_IN[1] => Bank:inst6.DATA[1]
DATA_IN[1] => Bank:inst13.DATA[1]
DATA_IN[1] => Bank:inst17.DATA[1]
DATA_IN[1] => Bank:inst3.DATA[1]
DATA_IN[2] => Bank:inst6.DATA[2]
DATA_IN[2] => Bank:inst13.DATA[2]
DATA_IN[2] => Bank:inst17.DATA[2]
DATA_IN[2] => Bank:inst3.DATA[2]
DATA_IN[3] => Bank:inst6.DATA[3]
DATA_IN[3] => Bank:inst13.DATA[3]
DATA_IN[3] => Bank:inst17.DATA[3]
DATA_IN[3] => Bank:inst3.DATA[3]
DATA_IN[4] => Bank:inst6.DATA[4]
DATA_IN[4] => Bank:inst13.DATA[4]
DATA_IN[4] => Bank:inst17.DATA[4]
DATA_IN[4] => Bank:inst3.DATA[4]
DATA_IN[5] => Bank:inst6.DATA[5]
DATA_IN[5] => Bank:inst13.DATA[5]
DATA_IN[5] => Bank:inst17.DATA[5]
DATA_IN[5] => Bank:inst3.DATA[5]
DATA_IN[6] => Bank:inst6.DATA[6]
DATA_IN[6] => Bank:inst13.DATA[6]
DATA_IN[6] => Bank:inst17.DATA[6]
DATA_IN[6] => Bank:inst3.DATA[6]
DATA_IN[7] => Bank:inst6.DATA[7]
DATA_IN[7] => Bank:inst13.DATA[7]
DATA_IN[7] => Bank:inst17.DATA[7]
DATA_IN[7] => Bank:inst3.DATA[7]
DATA_IN[8] => Bank:inst6.DATA[8]
DATA_IN[8] => Bank:inst13.DATA[8]
DATA_IN[8] => Bank:inst17.DATA[8]
DATA_IN[8] => Bank:inst3.DATA[8]
DATA_IN[9] => Bank:inst6.DATA[9]
DATA_IN[9] => Bank:inst13.DATA[9]
DATA_IN[9] => Bank:inst17.DATA[9]
DATA_IN[9] => Bank:inst3.DATA[9]
DATA_IN[10] => Bank:inst6.DATA[10]
DATA_IN[10] => Bank:inst13.DATA[10]
DATA_IN[10] => Bank:inst17.DATA[10]
DATA_IN[10] => Bank:inst3.DATA[10]
MISS <= inst29.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= gdfx_temp0[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= gdfx_temp0[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= gdfx_temp0[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= gdfx_temp0[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= gdfx_temp0[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= gdfx_temp0[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= gdfx_temp0[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= gdfx_temp0[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= gdfx_temp0[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= gdfx_temp0[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= gdfx_temp0[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3
FLAG <= lpm_mux6:inst.result
WRITE => lpm_decode1:inst7.enable
SET[0] => lpm_decode1:inst7.data[0]
SET[0] => lpm_mux6:inst.sel[0]
SET[0] => lpm_mux6:inst15.sel[0]
SET[0] => lpm_mux7:inst14.sel[0]
SET[1] => lpm_decode1:inst7.data[1]
SET[1] => lpm_mux6:inst.sel[1]
SET[1] => lpm_mux6:inst15.sel[1]
SET[1] => lpm_mux7:inst14.sel[1]
SET[2] => lpm_decode1:inst7.data[2]
SET[2] => lpm_mux6:inst.sel[2]
SET[2] => lpm_mux6:inst15.sel[2]
SET[2] => lpm_mux7:inst14.sel[2]
CLK => String:inst9.CLK
CLK => String:inst8.CLK
CLK => String:inst6.CLK
CLK => String:inst5.CLK
CLK => String:inst4.CLK
CLK => String:inst3.CLK
CLK => String:inst2.CLK
CLK => String:inst1.CLK
DATA[0] => String:inst9.DATA_IN[0]
DATA[0] => String:inst8.DATA_IN[0]
DATA[0] => String:inst6.DATA_IN[0]
DATA[0] => String:inst5.DATA_IN[0]
DATA[0] => String:inst4.DATA_IN[0]
DATA[0] => String:inst3.DATA_IN[0]
DATA[0] => String:inst2.DATA_IN[0]
DATA[0] => String:inst1.DATA_IN[0]
DATA[1] => String:inst9.DATA_IN[1]
DATA[1] => String:inst8.DATA_IN[1]
DATA[1] => String:inst6.DATA_IN[1]
DATA[1] => String:inst5.DATA_IN[1]
DATA[1] => String:inst4.DATA_IN[1]
DATA[1] => String:inst3.DATA_IN[1]
DATA[1] => String:inst2.DATA_IN[1]
DATA[1] => String:inst1.DATA_IN[1]
DATA[2] => String:inst9.DATA_IN[2]
DATA[2] => String:inst8.DATA_IN[2]
DATA[2] => String:inst6.DATA_IN[2]
DATA[2] => String:inst5.DATA_IN[2]
DATA[2] => String:inst4.DATA_IN[2]
DATA[2] => String:inst3.DATA_IN[2]
DATA[2] => String:inst2.DATA_IN[2]
DATA[2] => String:inst1.DATA_IN[2]
DATA[3] => String:inst9.DATA_IN[3]
DATA[3] => String:inst8.DATA_IN[3]
DATA[3] => String:inst6.DATA_IN[3]
DATA[3] => String:inst5.DATA_IN[3]
DATA[3] => String:inst4.DATA_IN[3]
DATA[3] => String:inst3.DATA_IN[3]
DATA[3] => String:inst2.DATA_IN[3]
DATA[3] => String:inst1.DATA_IN[3]
DATA[4] => String:inst9.DATA_IN[4]
DATA[4] => String:inst8.DATA_IN[4]
DATA[4] => String:inst6.DATA_IN[4]
DATA[4] => String:inst5.DATA_IN[4]
DATA[4] => String:inst4.DATA_IN[4]
DATA[4] => String:inst3.DATA_IN[4]
DATA[4] => String:inst2.DATA_IN[4]
DATA[4] => String:inst1.DATA_IN[4]
DATA[5] => String:inst9.DATA_IN[5]
DATA[5] => String:inst8.DATA_IN[5]
DATA[5] => String:inst6.DATA_IN[5]
DATA[5] => String:inst5.DATA_IN[5]
DATA[5] => String:inst4.DATA_IN[5]
DATA[5] => String:inst3.DATA_IN[5]
DATA[5] => String:inst2.DATA_IN[5]
DATA[5] => String:inst1.DATA_IN[5]
DATA[6] => String:inst9.DATA_IN[6]
DATA[6] => String:inst8.DATA_IN[6]
DATA[6] => String:inst6.DATA_IN[6]
DATA[6] => String:inst5.DATA_IN[6]
DATA[6] => String:inst4.DATA_IN[6]
DATA[6] => String:inst3.DATA_IN[6]
DATA[6] => String:inst2.DATA_IN[6]
DATA[6] => String:inst1.DATA_IN[6]
DATA[7] => String:inst9.DATA_IN[7]
DATA[7] => String:inst8.DATA_IN[7]
DATA[7] => String:inst6.DATA_IN[7]
DATA[7] => String:inst5.DATA_IN[7]
DATA[7] => String:inst4.DATA_IN[7]
DATA[7] => String:inst3.DATA_IN[7]
DATA[7] => String:inst2.DATA_IN[7]
DATA[7] => String:inst1.DATA_IN[7]
DATA[8] => String:inst9.DATA_IN[8]
DATA[8] => String:inst8.DATA_IN[8]
DATA[8] => String:inst6.DATA_IN[8]
DATA[8] => String:inst5.DATA_IN[8]
DATA[8] => String:inst4.DATA_IN[8]
DATA[8] => String:inst3.DATA_IN[8]
DATA[8] => String:inst2.DATA_IN[8]
DATA[8] => String:inst1.DATA_IN[8]
DATA[9] => String:inst9.DATA_IN[9]
DATA[9] => String:inst8.DATA_IN[9]
DATA[9] => String:inst6.DATA_IN[9]
DATA[9] => String:inst5.DATA_IN[9]
DATA[9] => String:inst4.DATA_IN[9]
DATA[9] => String:inst3.DATA_IN[9]
DATA[9] => String:inst2.DATA_IN[9]
DATA[9] => String:inst1.DATA_IN[9]
DATA[10] => String:inst9.DATA_IN[10]
DATA[10] => String:inst8.DATA_IN[10]
DATA[10] => String:inst6.DATA_IN[10]
DATA[10] => String:inst5.DATA_IN[10]
DATA[10] => String:inst4.DATA_IN[10]
DATA[10] => String:inst3.DATA_IN[10]
DATA[10] => String:inst2.DATA_IN[10]
DATA[10] => String:inst1.DATA_IN[10]
OFFSET[0] => String:inst9.OFFSET[0]
OFFSET[0] => String:inst8.OFFSET[0]
OFFSET[0] => String:inst6.OFFSET[0]
OFFSET[0] => String:inst5.OFFSET[0]
OFFSET[0] => String:inst4.OFFSET[0]
OFFSET[0] => String:inst3.OFFSET[0]
OFFSET[0] => String:inst2.OFFSET[0]
OFFSET[0] => String:inst1.OFFSET[0]
OFFSET[1] => String:inst9.OFFSET[1]
OFFSET[1] => String:inst8.OFFSET[1]
OFFSET[1] => String:inst6.OFFSET[1]
OFFSET[1] => String:inst5.OFFSET[1]
OFFSET[1] => String:inst4.OFFSET[1]
OFFSET[1] => String:inst3.OFFSET[1]
OFFSET[1] => String:inst2.OFFSET[1]
OFFSET[1] => String:inst1.OFFSET[1]
OFFSET[2] => String:inst9.OFFSET[2]
OFFSET[2] => String:inst8.OFFSET[2]
OFFSET[2] => String:inst6.OFFSET[2]
OFFSET[2] => String:inst5.OFFSET[2]
OFFSET[2] => String:inst4.OFFSET[2]
OFFSET[2] => String:inst3.OFFSET[2]
OFFSET[2] => String:inst2.OFFSET[2]
OFFSET[2] => String:inst1.OFFSET[2]
OFFSET[3] => String:inst9.OFFSET[3]
OFFSET[3] => String:inst8.OFFSET[3]
OFFSET[3] => String:inst6.OFFSET[3]
OFFSET[3] => String:inst5.OFFSET[3]
OFFSET[3] => String:inst4.OFFSET[3]
OFFSET[3] => String:inst3.OFFSET[3]
OFFSET[3] => String:inst2.OFFSET[3]
OFFSET[3] => String:inst1.OFFSET[3]
TAG[0] => String:inst9.TAG_IN[0]
TAG[0] => String:inst8.TAG_IN[0]
TAG[0] => String:inst6.TAG_IN[0]
TAG[0] => String:inst5.TAG_IN[0]
TAG[0] => String:inst4.TAG_IN[0]
TAG[0] => String:inst3.TAG_IN[0]
TAG[0] => String:inst2.TAG_IN[0]
TAG[0] => String:inst1.TAG_IN[0]
TAG[1] => String:inst9.TAG_IN[1]
TAG[1] => String:inst8.TAG_IN[1]
TAG[1] => String:inst6.TAG_IN[1]
TAG[1] => String:inst5.TAG_IN[1]
TAG[1] => String:inst4.TAG_IN[1]
TAG[1] => String:inst3.TAG_IN[1]
TAG[1] => String:inst2.TAG_IN[1]
TAG[1] => String:inst1.TAG_IN[1]
TAG[2] => String:inst9.TAG_IN[2]
TAG[2] => String:inst8.TAG_IN[2]
TAG[2] => String:inst6.TAG_IN[2]
TAG[2] => String:inst5.TAG_IN[2]
TAG[2] => String:inst4.TAG_IN[2]
TAG[2] => String:inst3.TAG_IN[2]
TAG[2] => String:inst2.TAG_IN[2]
TAG[2] => String:inst1.TAG_IN[2]
TAG[3] => String:inst9.TAG_IN[3]
TAG[3] => String:inst8.TAG_IN[3]
TAG[3] => String:inst6.TAG_IN[3]
TAG[3] => String:inst5.TAG_IN[3]
TAG[3] => String:inst4.TAG_IN[3]
TAG[3] => String:inst3.TAG_IN[3]
TAG[3] => String:inst2.TAG_IN[3]
TAG[3] => String:inst1.TAG_IN[3]
TAG[4] => String:inst9.TAG_IN[4]
TAG[4] => String:inst8.TAG_IN[4]
TAG[4] => String:inst6.TAG_IN[4]
TAG[4] => String:inst5.TAG_IN[4]
TAG[4] => String:inst4.TAG_IN[4]
TAG[4] => String:inst3.TAG_IN[4]
TAG[4] => String:inst2.TAG_IN[4]
TAG[4] => String:inst1.TAG_IN[4]
TAG[5] => String:inst9.TAG_IN[5]
TAG[5] => String:inst8.TAG_IN[5]
TAG[5] => String:inst6.TAG_IN[5]
TAG[5] => String:inst5.TAG_IN[5]
TAG[5] => String:inst4.TAG_IN[5]
TAG[5] => String:inst3.TAG_IN[5]
TAG[5] => String:inst2.TAG_IN[5]
TAG[5] => String:inst1.TAG_IN[5]
TAG_HIT/MISS <= lpm_mux6:inst15.result
DATA_OUT[0] <= lpm_mux7:inst14.result[0]
DATA_OUT[1] <= lpm_mux7:inst14.result[1]
DATA_OUT[2] <= lpm_mux7:inst14.result[2]
DATA_OUT[3] <= lpm_mux7:inst14.result[3]
DATA_OUT[4] <= lpm_mux7:inst14.result[4]
DATA_OUT[5] <= lpm_mux7:inst14.result[5]
DATA_OUT[6] <= lpm_mux7:inst14.result[6]
DATA_OUT[7] <= lpm_mux7:inst14.result[7]
DATA_OUT[8] <= lpm_mux7:inst14.result[8]
DATA_OUT[9] <= lpm_mux7:inst14.result[9]
DATA_OUT[10] <= lpm_mux7:inst14.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
data2 => LPM_MUX:lpm_mux_component.DATA[2][0]
data3 => LPM_MUX:lpm_mux_component.DATA[3][0]
data4 => LPM_MUX:lpm_mux_component.DATA[4][0]
data5 => LPM_MUX:lpm_mux_component.DATA[5][0]
data6 => LPM_MUX:lpm_mux_component.DATA[6][0]
data7 => LPM_MUX:lpm_mux_component.DATA[7][0]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst|lpm_mux:lpm_mux_component
data[0][0] => mux_a4e:auto_generated.data[0]
data[1][0] => mux_a4e:auto_generated.data[1]
data[2][0] => mux_a4e:auto_generated.data[2]
data[3][0] => mux_a4e:auto_generated.data[3]
data[4][0] => mux_a4e:auto_generated.data[4]
data[5][0] => mux_a4e:auto_generated.data[5]
data[6][0] => mux_a4e:auto_generated.data[6]
data[7][0] => mux_a4e:auto_generated.data[7]
sel[0] => mux_a4e:auto_generated.sel[0]
sel[1] => mux_a4e:auto_generated.sel[1]
sel[2] => mux_a4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_a4e:auto_generated.result[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst|lpm_mux:lpm_mux_component|mux_a4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
data[2] => l1_w0_n1_mux_dataout~1.IN1
data[3] => l1_w0_n1_mux_dataout~0.IN1
data[4] => l1_w0_n2_mux_dataout~1.IN1
data[5] => l1_w0_n2_mux_dataout~0.IN1
data[6] => l1_w0_n3_mux_dataout~1.IN1
data[7] => l1_w0_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~4.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~5.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~6.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst9|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_decode1:inst7
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_decode1:inst7|lpm_decode:lpm_decode_component
data[0] => decode_5sf:auto_generated.data[0]
data[1] => decode_5sf:auto_generated.data[1]
data[2] => decode_5sf:auto_generated.data[2]
enable => decode_5sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5sf:auto_generated.eq[0]
eq[1] <= decode_5sf:auto_generated.eq[1]
eq[2] <= decode_5sf:auto_generated.eq[2]
eq[3] <= decode_5sf:auto_generated.eq[3]
eq[4] <= decode_5sf:auto_generated.eq[4]
eq[5] <= decode_5sf:auto_generated.eq[5]
eq[6] <= decode_5sf:auto_generated.eq[6]
eq[7] <= decode_5sf:auto_generated.eq[7]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_decode1:inst7|lpm_decode:lpm_decode_component|decode_5sf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode28w[1]~1.IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1]~0.IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2]~0.IN0
data[1] => w_anode58w[2]~0.IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode28w[3]~0.IN0
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst8|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst6|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst5|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst3|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst1|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
data2 => LPM_MUX:lpm_mux_component.DATA[2][0]
data3 => LPM_MUX:lpm_mux_component.DATA[3][0]
data4 => LPM_MUX:lpm_mux_component.DATA[4][0]
data5 => LPM_MUX:lpm_mux_component.DATA[5][0]
data6 => LPM_MUX:lpm_mux_component.DATA[6][0]
data7 => LPM_MUX:lpm_mux_component.DATA[7][0]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component
data[0][0] => mux_a4e:auto_generated.data[0]
data[1][0] => mux_a4e:auto_generated.data[1]
data[2][0] => mux_a4e:auto_generated.data[2]
data[3][0] => mux_a4e:auto_generated.data[3]
data[4][0] => mux_a4e:auto_generated.data[4]
data[5][0] => mux_a4e:auto_generated.data[5]
data[6][0] => mux_a4e:auto_generated.data[6]
data[7][0] => mux_a4e:auto_generated.data[7]
sel[0] => mux_a4e:auto_generated.sel[0]
sel[1] => mux_a4e:auto_generated.sel[1]
sel[2] => mux_a4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_a4e:auto_generated.result[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
data[2] => l1_w0_n1_mux_dataout~1.IN1
data[3] => l1_w0_n1_mux_dataout~0.IN1
data[4] => l1_w0_n2_mux_dataout~1.IN1
data[5] => l1_w0_n2_mux_dataout~0.IN1
data[6] => l1_w0_n3_mux_dataout~1.IN1
data[7] => l1_w0_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~4.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~5.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~6.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component
data[0][0] => mux_r5e:auto_generated.data[0]
data[0][1] => mux_r5e:auto_generated.data[1]
data[0][2] => mux_r5e:auto_generated.data[2]
data[0][3] => mux_r5e:auto_generated.data[3]
data[0][4] => mux_r5e:auto_generated.data[4]
data[0][5] => mux_r5e:auto_generated.data[5]
data[0][6] => mux_r5e:auto_generated.data[6]
data[0][7] => mux_r5e:auto_generated.data[7]
data[0][8] => mux_r5e:auto_generated.data[8]
data[0][9] => mux_r5e:auto_generated.data[9]
data[0][10] => mux_r5e:auto_generated.data[10]
data[1][0] => mux_r5e:auto_generated.data[11]
data[1][1] => mux_r5e:auto_generated.data[12]
data[1][2] => mux_r5e:auto_generated.data[13]
data[1][3] => mux_r5e:auto_generated.data[14]
data[1][4] => mux_r5e:auto_generated.data[15]
data[1][5] => mux_r5e:auto_generated.data[16]
data[1][6] => mux_r5e:auto_generated.data[17]
data[1][7] => mux_r5e:auto_generated.data[18]
data[1][8] => mux_r5e:auto_generated.data[19]
data[1][9] => mux_r5e:auto_generated.data[20]
data[1][10] => mux_r5e:auto_generated.data[21]
data[2][0] => mux_r5e:auto_generated.data[22]
data[2][1] => mux_r5e:auto_generated.data[23]
data[2][2] => mux_r5e:auto_generated.data[24]
data[2][3] => mux_r5e:auto_generated.data[25]
data[2][4] => mux_r5e:auto_generated.data[26]
data[2][5] => mux_r5e:auto_generated.data[27]
data[2][6] => mux_r5e:auto_generated.data[28]
data[2][7] => mux_r5e:auto_generated.data[29]
data[2][8] => mux_r5e:auto_generated.data[30]
data[2][9] => mux_r5e:auto_generated.data[31]
data[2][10] => mux_r5e:auto_generated.data[32]
data[3][0] => mux_r5e:auto_generated.data[33]
data[3][1] => mux_r5e:auto_generated.data[34]
data[3][2] => mux_r5e:auto_generated.data[35]
data[3][3] => mux_r5e:auto_generated.data[36]
data[3][4] => mux_r5e:auto_generated.data[37]
data[3][5] => mux_r5e:auto_generated.data[38]
data[3][6] => mux_r5e:auto_generated.data[39]
data[3][7] => mux_r5e:auto_generated.data[40]
data[3][8] => mux_r5e:auto_generated.data[41]
data[3][9] => mux_r5e:auto_generated.data[42]
data[3][10] => mux_r5e:auto_generated.data[43]
data[4][0] => mux_r5e:auto_generated.data[44]
data[4][1] => mux_r5e:auto_generated.data[45]
data[4][2] => mux_r5e:auto_generated.data[46]
data[4][3] => mux_r5e:auto_generated.data[47]
data[4][4] => mux_r5e:auto_generated.data[48]
data[4][5] => mux_r5e:auto_generated.data[49]
data[4][6] => mux_r5e:auto_generated.data[50]
data[4][7] => mux_r5e:auto_generated.data[51]
data[4][8] => mux_r5e:auto_generated.data[52]
data[4][9] => mux_r5e:auto_generated.data[53]
data[4][10] => mux_r5e:auto_generated.data[54]
data[5][0] => mux_r5e:auto_generated.data[55]
data[5][1] => mux_r5e:auto_generated.data[56]
data[5][2] => mux_r5e:auto_generated.data[57]
data[5][3] => mux_r5e:auto_generated.data[58]
data[5][4] => mux_r5e:auto_generated.data[59]
data[5][5] => mux_r5e:auto_generated.data[60]
data[5][6] => mux_r5e:auto_generated.data[61]
data[5][7] => mux_r5e:auto_generated.data[62]
data[5][8] => mux_r5e:auto_generated.data[63]
data[5][9] => mux_r5e:auto_generated.data[64]
data[5][10] => mux_r5e:auto_generated.data[65]
data[6][0] => mux_r5e:auto_generated.data[66]
data[6][1] => mux_r5e:auto_generated.data[67]
data[6][2] => mux_r5e:auto_generated.data[68]
data[6][3] => mux_r5e:auto_generated.data[69]
data[6][4] => mux_r5e:auto_generated.data[70]
data[6][5] => mux_r5e:auto_generated.data[71]
data[6][6] => mux_r5e:auto_generated.data[72]
data[6][7] => mux_r5e:auto_generated.data[73]
data[6][8] => mux_r5e:auto_generated.data[74]
data[6][9] => mux_r5e:auto_generated.data[75]
data[6][10] => mux_r5e:auto_generated.data[76]
data[7][0] => mux_r5e:auto_generated.data[77]
data[7][1] => mux_r5e:auto_generated.data[78]
data[7][2] => mux_r5e:auto_generated.data[79]
data[7][3] => mux_r5e:auto_generated.data[80]
data[7][4] => mux_r5e:auto_generated.data[81]
data[7][5] => mux_r5e:auto_generated.data[82]
data[7][6] => mux_r5e:auto_generated.data[83]
data[7][7] => mux_r5e:auto_generated.data[84]
data[7][8] => mux_r5e:auto_generated.data[85]
data[7][9] => mux_r5e:auto_generated.data[86]
data[7][10] => mux_r5e:auto_generated.data[87]
sel[0] => mux_r5e:auto_generated.sel[0]
sel[1] => mux_r5e:auto_generated.sel[1]
sel[2] => mux_r5e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_r5e:auto_generated.result[0]
result[1] <= mux_r5e:auto_generated.result[1]
result[2] <= mux_r5e:auto_generated.result[2]
result[3] <= mux_r5e:auto_generated.result[3]
result[4] <= mux_r5e:auto_generated.result[4]
result[5] <= mux_r5e:auto_generated.result[5]
result[6] <= mux_r5e:auto_generated.result[6]
result[7] <= mux_r5e:auto_generated.result[7]
result[8] <= mux_r5e:auto_generated.result[8]
result[9] <= mux_r5e:auto_generated.result[9]
result[10] <= mux_r5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~44.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~45.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~46.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~47.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~48.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~49.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~50.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~51.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~52.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~53.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~54.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~55.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~56.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~57.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~58.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~59.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~60.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~61.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~62.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~63.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~64.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~65.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~66.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~67.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~68.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~69.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~70.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~71.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~72.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~73.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~74.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~75.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~76.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|lpm_decode3:inst19
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18
W[0] <= lpm_mux8:inst20.result[0]
W[1] <= lpm_mux8:inst20.result[1]
CLK => Set_lru:inst.CLK
CLK => Set_lru:inst2.CLK
CLK => Set_lru:inst3.CLK
CLK => Set_lru:inst4.CLK
CLK => Set_lru:inst5.CLK
CLK => Set_lru:inst6.CLK
CLK => Set_lru:inst7.CLK
CLK => Set_lru:inst8.CLK
READ/WRITE_MISS => lpm_decode4:inst11.enable
SET[0] => lpm_decode4:inst11.data[0]
SET[0] => lpm_decode4:inst1.data[0]
SET[0] => lpm_mux8:inst20.sel[0]
SET[1] => lpm_decode4:inst11.data[1]
SET[1] => lpm_decode4:inst1.data[1]
SET[1] => lpm_mux8:inst20.sel[1]
SET[2] => lpm_decode4:inst11.data[2]
SET[2] => lpm_decode4:inst1.data[2]
SET[2] => lpm_mux8:inst20.sel[2]
READ/WRITE_HIT => lpm_decode4:inst1.enable
Ware_R/W[0] => Set_lru:inst.W_Read/Write[0]
Ware_R/W[0] => Set_lru:inst2.W_Read/Write[0]
Ware_R/W[0] => Set_lru:inst3.W_Read/Write[0]
Ware_R/W[0] => Set_lru:inst4.W_Read/Write[0]
Ware_R/W[0] => Set_lru:inst5.W_Read/Write[0]
Ware_R/W[0] => Set_lru:inst6.W_Read/Write[0]
Ware_R/W[0] => Set_lru:inst7.W_Read/Write[0]
Ware_R/W[0] => Set_lru:inst8.W_Read/Write[0]
Ware_R/W[1] => Set_lru:inst.W_Read/Write[1]
Ware_R/W[1] => Set_lru:inst2.W_Read/Write[1]
Ware_R/W[1] => Set_lru:inst3.W_Read/Write[1]
Ware_R/W[1] => Set_lru:inst4.W_Read/Write[1]
Ware_R/W[1] => Set_lru:inst5.W_Read/Write[1]
Ware_R/W[1] => Set_lru:inst6.W_Read/Write[1]
Ware_R/W[1] => Set_lru:inst7.W_Read/Write[1]
Ware_R/W[1] => Set_lru:inst8.W_Read/Write[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component
data[0][0] => mux_b4e:auto_generated.data[0]
data[0][1] => mux_b4e:auto_generated.data[1]
data[1][0] => mux_b4e:auto_generated.data[2]
data[1][1] => mux_b4e:auto_generated.data[3]
data[2][0] => mux_b4e:auto_generated.data[4]
data[2][1] => mux_b4e:auto_generated.data[5]
data[3][0] => mux_b4e:auto_generated.data[6]
data[3][1] => mux_b4e:auto_generated.data[7]
data[4][0] => mux_b4e:auto_generated.data[8]
data[4][1] => mux_b4e:auto_generated.data[9]
data[5][0] => mux_b4e:auto_generated.data[10]
data[5][1] => mux_b4e:auto_generated.data[11]
data[6][0] => mux_b4e:auto_generated.data[12]
data[6][1] => mux_b4e:auto_generated.data[13]
data[7][0] => mux_b4e:auto_generated.data[14]
data[7][1] => mux_b4e:auto_generated.data[15]
sel[0] => mux_b4e:auto_generated.sel[0]
sel[1] => mux_b4e:auto_generated.sel[1]
sel[2] => mux_b4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b4e:auto_generated.result[0]
result[1] <= mux_b4e:auto_generated.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
data[4] => l1_w0_n1_mux_dataout~1.IN1
data[5] => l1_w1_n1_mux_dataout~1.IN1
data[6] => l1_w0_n1_mux_dataout~0.IN1
data[7] => l1_w1_n1_mux_dataout~0.IN1
data[8] => l1_w0_n2_mux_dataout~1.IN1
data[9] => l1_w1_n2_mux_dataout~1.IN1
data[10] => l1_w0_n2_mux_dataout~0.IN1
data[11] => l1_w1_n2_mux_dataout~0.IN1
data[12] => l1_w0_n3_mux_dataout~1.IN1
data[13] => l1_w1_n3_mux_dataout~1.IN1
data[14] => l1_w0_n3_mux_dataout~0.IN1
data[15] => l1_w1_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~8.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~9.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~10.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~11.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~12.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~13.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst
WARE[0] <= BUSMUX:inst12.result[0]
WARE[1] <= BUSMUX:inst12.result[1]
R/W_HIT => BUSMUX:inst12.sel
R/W_HIT => inst24.IN1
CLK => inst1.CLK
CLK => lpm_counter2:inst19.clock
CLK => lpm_counter2:inst18.clock
CLK => lpm_counter2:inst17.clock
CLK => lpm_counter2:inst.clock
E => inst1.DATAIN
W_Read/Write[0] => BUSMUX:inst12.datab[0]
W_Read/Write[1] => BUSMUX:inst12.datab[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[1][0] => mux_onc:auto_generated.data[2]
data[1][1] => mux_onc:auto_generated.data[3]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|BUSMUX:inst12|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|CODER:inst15
A[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
3N => inst6.IN0
3N => inst5.IN0
1N => inst1.IN0
2N => inst7.IN0
2N => inst5.IN1
0N => ~NO_FANOUT~


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare5:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare5:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare5:inst5|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_mux9:inst11
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_mux9:inst11|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_mux9:inst11|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare4:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare4:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare4:inst4|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_mux9:inst10
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_mux9:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_mux9:inst10|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare4:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare4:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare4:inst3|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_counter2:inst19
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_counter2:inst19|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_counter2:inst19|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_decode3:inst28
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_decode3:inst28|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_decode3:inst28|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_counter2:inst18
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_counter2:inst18|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_counter2:inst18|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_mux9:inst9
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare4:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare4:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_counter2:inst17
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_counter2:inst17|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_counter2:inst
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_counter2:inst|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare5:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare5:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare5:inst6|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare5:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare5:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare5:inst7|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare5:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare5:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst|lpm_compare5:inst8|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst11
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst11|lpm_decode:lpm_decode_component
data[0] => decode_5sf:auto_generated.data[0]
data[1] => decode_5sf:auto_generated.data[1]
data[2] => decode_5sf:auto_generated.data[2]
enable => decode_5sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5sf:auto_generated.eq[0]
eq[1] <= decode_5sf:auto_generated.eq[1]
eq[2] <= decode_5sf:auto_generated.eq[2]
eq[3] <= decode_5sf:auto_generated.eq[3]
eq[4] <= decode_5sf:auto_generated.eq[4]
eq[5] <= decode_5sf:auto_generated.eq[5]
eq[6] <= decode_5sf:auto_generated.eq[6]
eq[7] <= decode_5sf:auto_generated.eq[7]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst11|lpm_decode:lpm_decode_component|decode_5sf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode28w[1]~1.IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1]~0.IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2]~0.IN0
data[1] => w_anode58w[2]~0.IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode28w[3]~0.IN0
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component
data[0] => decode_5sf:auto_generated.data[0]
data[1] => decode_5sf:auto_generated.data[1]
data[2] => decode_5sf:auto_generated.data[2]
enable => decode_5sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5sf:auto_generated.eq[0]
eq[1] <= decode_5sf:auto_generated.eq[1]
eq[2] <= decode_5sf:auto_generated.eq[2]
eq[3] <= decode_5sf:auto_generated.eq[3]
eq[4] <= decode_5sf:auto_generated.eq[4]
eq[5] <= decode_5sf:auto_generated.eq[5]
eq[6] <= decode_5sf:auto_generated.eq[6]
eq[7] <= decode_5sf:auto_generated.eq[7]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode28w[1]~1.IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1]~0.IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2]~0.IN0
data[1] => w_anode58w[2]~0.IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode28w[3]~0.IN0
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2
WARE[0] <= BUSMUX:inst12.result[0]
WARE[1] <= BUSMUX:inst12.result[1]
R/W_HIT => BUSMUX:inst12.sel
R/W_HIT => inst24.IN1
CLK => inst1.CLK
CLK => lpm_counter2:inst19.clock
CLK => lpm_counter2:inst18.clock
CLK => lpm_counter2:inst17.clock
CLK => lpm_counter2:inst.clock
E => inst1.DATAIN
W_Read/Write[0] => BUSMUX:inst12.datab[0]
W_Read/Write[1] => BUSMUX:inst12.datab[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[1][0] => mux_onc:auto_generated.data[2]
data[1][1] => mux_onc:auto_generated.data[3]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|BUSMUX:inst12|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|CODER:inst15
A[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
3N => inst6.IN0
3N => inst5.IN0
1N => inst1.IN0
2N => inst7.IN0
2N => inst5.IN1
0N => ~NO_FANOUT~


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare5:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare5:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare5:inst5|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_mux9:inst11
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_mux9:inst11|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_mux9:inst11|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare4:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare4:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare4:inst4|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_mux9:inst10
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_mux9:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_mux9:inst10|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare4:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare4:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare4:inst3|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_counter2:inst19
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_counter2:inst19|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_counter2:inst19|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_decode3:inst28
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_decode3:inst28|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_decode3:inst28|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_counter2:inst18
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_counter2:inst18|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_counter2:inst18|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_mux9:inst9
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_mux9:inst9|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare4:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare4:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_counter2:inst17
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_counter2:inst17|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_counter2:inst
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare5:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare5:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare5:inst6|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare5:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare5:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare5:inst7|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare5:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare5:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst2|lpm_compare5:inst8|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3
WARE[0] <= BUSMUX:inst12.result[0]
WARE[1] <= BUSMUX:inst12.result[1]
R/W_HIT => BUSMUX:inst12.sel
R/W_HIT => inst24.IN1
CLK => inst1.CLK
CLK => lpm_counter2:inst19.clock
CLK => lpm_counter2:inst18.clock
CLK => lpm_counter2:inst17.clock
CLK => lpm_counter2:inst.clock
E => inst1.DATAIN
W_Read/Write[0] => BUSMUX:inst12.datab[0]
W_Read/Write[1] => BUSMUX:inst12.datab[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[1][0] => mux_onc:auto_generated.data[2]
data[1][1] => mux_onc:auto_generated.data[3]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|BUSMUX:inst12|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|CODER:inst15
A[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
3N => inst6.IN0
3N => inst5.IN0
1N => inst1.IN0
2N => inst7.IN0
2N => inst5.IN1
0N => ~NO_FANOUT~


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare5:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare5:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare5:inst5|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_mux9:inst11
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_mux9:inst11|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_mux9:inst11|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare4:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare4:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare4:inst4|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_mux9:inst10
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_mux9:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_mux9:inst10|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare4:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare4:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare4:inst3|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_counter2:inst19
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_counter2:inst19|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_counter2:inst19|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_decode3:inst28
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_decode3:inst28|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_decode3:inst28|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_counter2:inst18
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_counter2:inst18|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_counter2:inst18|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_mux9:inst9
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_mux9:inst9|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare4:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare4:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_counter2:inst17
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_counter2:inst17|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_counter2:inst
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare5:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare5:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare5:inst6|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare5:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare5:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare5:inst7|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare5:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare5:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst3|lpm_compare5:inst8|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4
WARE[0] <= BUSMUX:inst12.result[0]
WARE[1] <= BUSMUX:inst12.result[1]
R/W_HIT => BUSMUX:inst12.sel
R/W_HIT => inst24.IN1
CLK => inst1.CLK
CLK => lpm_counter2:inst19.clock
CLK => lpm_counter2:inst18.clock
CLK => lpm_counter2:inst17.clock
CLK => lpm_counter2:inst.clock
E => inst1.DATAIN
W_Read/Write[0] => BUSMUX:inst12.datab[0]
W_Read/Write[1] => BUSMUX:inst12.datab[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[1][0] => mux_onc:auto_generated.data[2]
data[1][1] => mux_onc:auto_generated.data[3]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|BUSMUX:inst12|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|CODER:inst15
A[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
3N => inst6.IN0
3N => inst5.IN0
1N => inst1.IN0
2N => inst7.IN0
2N => inst5.IN1
0N => ~NO_FANOUT~


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare5:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare5:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare5:inst5|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_mux9:inst11
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_mux9:inst11|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_mux9:inst11|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare4:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare4:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare4:inst4|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_mux9:inst10
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_mux9:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_mux9:inst10|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare4:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare4:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare4:inst3|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_counter2:inst19
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_counter2:inst19|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_counter2:inst19|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_decode3:inst28
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_decode3:inst28|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_decode3:inst28|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_counter2:inst18
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_counter2:inst18|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_counter2:inst18|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_mux9:inst9
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_mux9:inst9|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare4:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare4:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_counter2:inst17
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_counter2:inst17|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_counter2:inst
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare5:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare5:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare5:inst6|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare5:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare5:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare5:inst7|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare5:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare5:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst4|lpm_compare5:inst8|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5
WARE[0] <= BUSMUX:inst12.result[0]
WARE[1] <= BUSMUX:inst12.result[1]
R/W_HIT => BUSMUX:inst12.sel
R/W_HIT => inst24.IN1
CLK => inst1.CLK
CLK => lpm_counter2:inst19.clock
CLK => lpm_counter2:inst18.clock
CLK => lpm_counter2:inst17.clock
CLK => lpm_counter2:inst.clock
E => inst1.DATAIN
W_Read/Write[0] => BUSMUX:inst12.datab[0]
W_Read/Write[1] => BUSMUX:inst12.datab[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[1][0] => mux_onc:auto_generated.data[2]
data[1][1] => mux_onc:auto_generated.data[3]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|BUSMUX:inst12|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|CODER:inst15
A[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
3N => inst6.IN0
3N => inst5.IN0
1N => inst1.IN0
2N => inst7.IN0
2N => inst5.IN1
0N => ~NO_FANOUT~


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare5:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare5:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare5:inst5|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_mux9:inst11
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_mux9:inst11|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_mux9:inst11|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare4:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare4:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare4:inst4|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_mux9:inst10
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_mux9:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_mux9:inst10|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare4:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare4:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare4:inst3|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_counter2:inst19
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_counter2:inst19|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_counter2:inst19|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_decode3:inst28
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_decode3:inst28|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_decode3:inst28|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_counter2:inst18
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_counter2:inst18|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_counter2:inst18|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_mux9:inst9
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_mux9:inst9|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare4:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare4:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_counter2:inst17
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_counter2:inst17|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_counter2:inst
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_counter2:inst|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare5:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare5:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare5:inst6|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare5:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare5:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare5:inst7|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare5:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare5:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|lpm_compare5:inst8|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6
WARE[0] <= BUSMUX:inst12.result[0]
WARE[1] <= BUSMUX:inst12.result[1]
R/W_HIT => BUSMUX:inst12.sel
R/W_HIT => inst24.IN1
CLK => inst1.CLK
CLK => lpm_counter2:inst19.clock
CLK => lpm_counter2:inst18.clock
CLK => lpm_counter2:inst17.clock
CLK => lpm_counter2:inst.clock
E => inst1.DATAIN
W_Read/Write[0] => BUSMUX:inst12.datab[0]
W_Read/Write[1] => BUSMUX:inst12.datab[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[1][0] => mux_onc:auto_generated.data[2]
data[1][1] => mux_onc:auto_generated.data[3]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|BUSMUX:inst12|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|CODER:inst15
A[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
3N => inst6.IN0
3N => inst5.IN0
1N => inst1.IN0
2N => inst7.IN0
2N => inst5.IN1
0N => ~NO_FANOUT~


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare5:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare5:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare5:inst5|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_mux9:inst11
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_mux9:inst11|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_mux9:inst11|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare4:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare4:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare4:inst4|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_mux9:inst10
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_mux9:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_mux9:inst10|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare4:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare4:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare4:inst3|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_counter2:inst19
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_counter2:inst19|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_counter2:inst19|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_decode3:inst28
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_decode3:inst28|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_decode3:inst28|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_counter2:inst18
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_counter2:inst18|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_counter2:inst18|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_mux9:inst9
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_mux9:inst9|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare4:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare4:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_counter2:inst17
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_counter2:inst17|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_counter2:inst
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_counter2:inst|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare5:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare5:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare5:inst6|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare5:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare5:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare5:inst7|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare5:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare5:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|lpm_compare5:inst8|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7
WARE[0] <= BUSMUX:inst12.result[0]
WARE[1] <= BUSMUX:inst12.result[1]
R/W_HIT => BUSMUX:inst12.sel
R/W_HIT => inst24.IN1
CLK => inst1.CLK
CLK => lpm_counter2:inst19.clock
CLK => lpm_counter2:inst18.clock
CLK => lpm_counter2:inst17.clock
CLK => lpm_counter2:inst.clock
E => inst1.DATAIN
W_Read/Write[0] => BUSMUX:inst12.datab[0]
W_Read/Write[1] => BUSMUX:inst12.datab[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[1][0] => mux_onc:auto_generated.data[2]
data[1][1] => mux_onc:auto_generated.data[3]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|BUSMUX:inst12|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|CODER:inst15
A[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
3N => inst6.IN0
3N => inst5.IN0
1N => inst1.IN0
2N => inst7.IN0
2N => inst5.IN1
0N => ~NO_FANOUT~


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare5:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare5:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare5:inst5|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_mux9:inst11
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_mux9:inst11|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_mux9:inst11|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare4:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare4:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare4:inst4|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_mux9:inst10
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_mux9:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_mux9:inst10|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare4:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare4:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare4:inst3|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_counter2:inst19
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_counter2:inst19|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_counter2:inst19|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_decode3:inst28
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_decode3:inst28|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_decode3:inst28|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_counter2:inst18
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_counter2:inst18|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_counter2:inst18|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_mux9:inst9
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_mux9:inst9|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare4:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare4:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_counter2:inst17
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_counter2:inst17|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_counter2:inst
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_counter2:inst|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare5:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare5:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare5:inst6|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare5:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare5:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare5:inst7|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare5:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare5:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst7|lpm_compare5:inst8|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8
WARE[0] <= BUSMUX:inst12.result[0]
WARE[1] <= BUSMUX:inst12.result[1]
R/W_HIT => BUSMUX:inst12.sel
R/W_HIT => inst24.IN1
CLK => inst1.CLK
CLK => lpm_counter2:inst19.clock
CLK => lpm_counter2:inst18.clock
CLK => lpm_counter2:inst17.clock
CLK => lpm_counter2:inst.clock
E => inst1.DATAIN
W_Read/Write[0] => BUSMUX:inst12.datab[0]
W_Read/Write[1] => BUSMUX:inst12.datab[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_onc:auto_generated.data[0]
data[0][1] => mux_onc:auto_generated.data[1]
data[1][0] => mux_onc:auto_generated.data[2]
data[1][1] => mux_onc:auto_generated.data[3]
sel[0] => mux_onc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_onc:auto_generated.result[0]
result[1] <= mux_onc:auto_generated.result[1]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|BUSMUX:inst12|lpm_mux:$00000|mux_onc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w0_n0_mux_dataout~0.IN1
data[3] => l1_w1_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|CODER:inst15
A[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
3N => inst6.IN0
3N => inst5.IN0
1N => inst1.IN0
2N => inst7.IN0
2N => inst5.IN1
0N => ~NO_FANOUT~


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare5:inst5
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare5:inst5|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare5:inst5|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_mux9:inst11
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_mux9:inst11|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_mux9:inst11|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare4:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare4:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare4:inst4|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_mux9:inst10
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_mux9:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_mux9:inst10|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare4:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare4:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare4:inst3|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_counter2:inst19
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_counter2:inst19|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_counter2:inst19|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_decode3:inst28
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_decode3:inst28|lpm_decode:lpm_decode_component
data[0] => decode_0sf:auto_generated.data[0]
data[1] => decode_0sf:auto_generated.data[1]
enable => decode_0sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0sf:auto_generated.eq[0]
eq[1] <= decode_0sf:auto_generated.eq[1]
eq[2] <= decode_0sf:auto_generated.eq[2]
eq[3] <= decode_0sf:auto_generated.eq[3]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_decode3:inst28|lpm_decode:lpm_decode_component|decode_0sf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_counter2:inst18
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_counter2:inst18|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_counter2:inst18|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_mux9:inst9
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_mux9:inst9|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare4:inst2
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AgB <= lpm_compare:lpm_compare_component.AgB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare4:inst2|lpm_compare:lpm_compare_component
dataa[0] => cmpr_rjg:auto_generated.dataa[0]
dataa[1] => cmpr_rjg:auto_generated.dataa[1]
dataa[2] => cmpr_rjg:auto_generated.dataa[2]
dataa[3] => cmpr_rjg:auto_generated.dataa[3]
dataa[4] => cmpr_rjg:auto_generated.dataa[4]
dataa[5] => cmpr_rjg:auto_generated.dataa[5]
dataa[6] => cmpr_rjg:auto_generated.dataa[6]
dataa[7] => cmpr_rjg:auto_generated.dataa[7]
dataa[8] => cmpr_rjg:auto_generated.dataa[8]
dataa[9] => cmpr_rjg:auto_generated.dataa[9]
dataa[10] => cmpr_rjg:auto_generated.dataa[10]
datab[0] => cmpr_rjg:auto_generated.datab[0]
datab[1] => cmpr_rjg:auto_generated.datab[1]
datab[2] => cmpr_rjg:auto_generated.datab[2]
datab[3] => cmpr_rjg:auto_generated.datab[3]
datab[4] => cmpr_rjg:auto_generated.datab[4]
datab[5] => cmpr_rjg:auto_generated.datab[5]
datab[6] => cmpr_rjg:auto_generated.datab[6]
datab[7] => cmpr_rjg:auto_generated.datab[7]
datab[8] => cmpr_rjg:auto_generated.datab[8]
datab[9] => cmpr_rjg:auto_generated.datab[9]
datab[10] => cmpr_rjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_rjg:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare4:inst2|lpm_compare:lpm_compare_component|cmpr_rjg:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_counter2:inst17
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_counter2:inst17|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_counter2:inst17|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_counter2:inst
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
sset => lpm_counter:lpm_counter_component.sset
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_counter2:inst|lpm_counter:lpm_counter_component
clock => cntr_43l:auto_generated.clock
clk_en => cntr_43l:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_43l:auto_generated.sclr
sset => cntr_43l:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_43l:auto_generated.q[0]
q[1] <= cntr_43l:auto_generated.q[1]
q[2] <= cntr_43l:auto_generated.q[2]
q[3] <= cntr_43l:auto_generated.q[3]
q[4] <= cntr_43l:auto_generated.q[4]
q[5] <= cntr_43l:auto_generated.q[5]
q[6] <= cntr_43l:auto_generated.q[6]
q[7] <= cntr_43l:auto_generated.q[7]
q[8] <= cntr_43l:auto_generated.q[8]
q[9] <= cntr_43l:auto_generated.q[9]
q[10] <= cntr_43l:auto_generated.q[10]
cout <= cntr_43l:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_43l:auto_generated
clk_en => counter_reg_bit1a[10]~11.IN0
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
sclr => _~23.IN1
sclr => counter_reg_bit1a[10].SCLR
sclr => counter_reg_bit1a[9].SCLR
sclr => counter_reg_bit1a[8].SCLR
sclr => counter_reg_bit1a[7].SCLR
sclr => counter_reg_bit1a[6].SCLR
sclr => counter_reg_bit1a[5].SCLR
sclr => counter_reg_bit1a[4].SCLR
sclr => counter_reg_bit1a[3].SCLR
sclr => counter_reg_bit1a[2].SCLR
sclr => counter_reg_bit1a[1].SCLR
sclr => counter_reg_bit1a[0].SCLR
sset => _~0.IN0
sset => _~1.IN0
sset => _~2.IN0
sset => _~3.IN0
sset => _~4.IN0
sset => _~5.IN0
sset => _~6.IN0
sset => _~7.IN0
sset => _~8.IN0
sset => _~9.IN0
sset => _~10.IN0
sset => _~11.IN0
sset => _~24.IN1
sset => counter_reg_bit1a[10]~12.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare5:inst6
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare5:inst6|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare5:inst6|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare5:inst7
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare5:inst7|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare5:inst7|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare5:inst8
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare5:inst8|lpm_compare:lpm_compare_component
dataa[0] => cmpr_pjg:auto_generated.dataa[0]
dataa[1] => cmpr_pjg:auto_generated.dataa[1]
dataa[2] => cmpr_pjg:auto_generated.dataa[2]
dataa[3] => cmpr_pjg:auto_generated.dataa[3]
dataa[4] => cmpr_pjg:auto_generated.dataa[4]
dataa[5] => cmpr_pjg:auto_generated.dataa[5]
dataa[6] => cmpr_pjg:auto_generated.dataa[6]
dataa[7] => cmpr_pjg:auto_generated.dataa[7]
dataa[8] => cmpr_pjg:auto_generated.dataa[8]
dataa[9] => cmpr_pjg:auto_generated.dataa[9]
dataa[10] => cmpr_pjg:auto_generated.dataa[10]
datab[0] => cmpr_pjg:auto_generated.datab[0]
datab[1] => cmpr_pjg:auto_generated.datab[1]
datab[2] => cmpr_pjg:auto_generated.datab[2]
datab[3] => cmpr_pjg:auto_generated.datab[3]
datab[4] => cmpr_pjg:auto_generated.datab[4]
datab[5] => cmpr_pjg:auto_generated.datab[5]
datab[6] => cmpr_pjg:auto_generated.datab[6]
datab[7] => cmpr_pjg:auto_generated.datab[7]
datab[8] => cmpr_pjg:auto_generated.datab[8]
datab[9] => cmpr_pjg:auto_generated.datab[9]
datab[10] => cmpr_pjg:auto_generated.datab[10]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_pjg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst8|lpm_compare5:inst8|lpm_compare:lpm_compare_component|cmpr_pjg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2]~8.IN0
dataa[1] => data_wire[2]~9.IN0
dataa[2] => data_wire[3]~6.IN0
dataa[3] => data_wire[3]~7.IN0
dataa[4] => data_wire[4]~4.IN0
dataa[5] => data_wire[4]~5.IN0
dataa[6] => data_wire[5]~2.IN0
dataa[7] => data_wire[5]~3.IN0
dataa[8] => data_wire[6]~0.IN0
dataa[9] => data_wire[6]~1.IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2]~8.IN1
datab[1] => data_wire[2]~9.IN1
datab[2] => data_wire[3]~6.IN1
datab[3] => data_wire[3]~7.IN1
datab[4] => data_wire[4]~4.IN1
datab[5] => data_wire[4]~5.IN1
datab[6] => data_wire[5]~2.IN1
datab[7] => data_wire[5]~3.IN1
datab[8] => data_wire[6]~0.IN1
datab[9] => data_wire[6]~1.IN1
datab[10] => data_wire[7].IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Decode_Set_Of:inst2
OFFSET[0] <= ADDRESS[0].DB_MAX_OUTPUT_PORT_TYPE
OFFSET[1] <= ADDRESS[1].DB_MAX_OUTPUT_PORT_TYPE
OFFSET[2] <= ADDRESS[2].DB_MAX_OUTPUT_PORT_TYPE
OFFSET[3] <= ADDRESS[3].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] => OFFSET[0].DATAIN
ADDRESS[1] => OFFSET[1].DATAIN
ADDRESS[2] => OFFSET[2].DATAIN
ADDRESS[3] => OFFSET[3].DATAIN
ADDRESS[4] => SET[0].DATAIN
ADDRESS[4] => TAG_and_SET[4].DATAIN
ADDRESS[5] => SET[1].DATAIN
ADDRESS[5] => TAG_and_SET[5].DATAIN
ADDRESS[6] => SET[2].DATAIN
ADDRESS[6] => TAG_and_SET[6].DATAIN
ADDRESS[7] => TAG[0].DATAIN
ADDRESS[7] => TAG_and_SET[7].DATAIN
ADDRESS[8] => TAG[1].DATAIN
ADDRESS[8] => TAG_and_SET[8].DATAIN
ADDRESS[9] => TAG[2].DATAIN
ADDRESS[9] => TAG_and_SET[9].DATAIN
ADDRESS[10] => TAG[3].DATAIN
ADDRESS[10] => TAG_and_SET[10].DATAIN
ADDRESS[11] => TAG[4].DATAIN
ADDRESS[11] => TAG_and_SET[11].DATAIN
ADDRESS[12] => TAG[5].DATAIN
ADDRESS[12] => TAG_and_SET[12].DATAIN
SET[0] <= ADDRESS[4].DB_MAX_OUTPUT_PORT_TYPE
SET[1] <= ADDRESS[5].DB_MAX_OUTPUT_PORT_TYPE
SET[2] <= ADDRESS[6].DB_MAX_OUTPUT_PORT_TYPE
TAG[0] <= ADDRESS[7].DB_MAX_OUTPUT_PORT_TYPE
TAG[1] <= ADDRESS[8].DB_MAX_OUTPUT_PORT_TYPE
TAG[2] <= ADDRESS[9].DB_MAX_OUTPUT_PORT_TYPE
TAG[3] <= ADDRESS[10].DB_MAX_OUTPUT_PORT_TYPE
TAG[4] <= ADDRESS[11].DB_MAX_OUTPUT_PORT_TYPE
TAG[5] <= ADDRESS[12].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[0] <= <GND>
TAG_and_SET[1] <= <GND>
TAG_and_SET[2] <= <GND>
TAG_and_SET[3] <= <GND>
TAG_and_SET[4] <= ADDRESS[4].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[5] <= ADDRESS[5].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[6] <= ADDRESS[6].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[7] <= ADDRESS[7].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[8] <= ADDRESS[8].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[9] <= ADDRESS[9].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[10] <= ADDRESS[10].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[11] <= ADDRESS[11].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[12] <= ADDRESS[12].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|CODER:inst12
A[0] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
3N => inst6.IN0
3N => inst5.IN0
1N => inst1.IN0
2N => inst7.IN0
2N => inst5.IN1
0N => ~NO_FANOUT~


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6
FLAG <= lpm_mux6:inst.result
WRITE => lpm_decode1:inst7.enable
SET[0] => lpm_decode1:inst7.data[0]
SET[0] => lpm_mux6:inst.sel[0]
SET[0] => lpm_mux6:inst15.sel[0]
SET[0] => lpm_mux7:inst14.sel[0]
SET[1] => lpm_decode1:inst7.data[1]
SET[1] => lpm_mux6:inst.sel[1]
SET[1] => lpm_mux6:inst15.sel[1]
SET[1] => lpm_mux7:inst14.sel[1]
SET[2] => lpm_decode1:inst7.data[2]
SET[2] => lpm_mux6:inst.sel[2]
SET[2] => lpm_mux6:inst15.sel[2]
SET[2] => lpm_mux7:inst14.sel[2]
CLK => String:inst9.CLK
CLK => String:inst8.CLK
CLK => String:inst6.CLK
CLK => String:inst5.CLK
CLK => String:inst4.CLK
CLK => String:inst3.CLK
CLK => String:inst2.CLK
CLK => String:inst1.CLK
DATA[0] => String:inst9.DATA_IN[0]
DATA[0] => String:inst8.DATA_IN[0]
DATA[0] => String:inst6.DATA_IN[0]
DATA[0] => String:inst5.DATA_IN[0]
DATA[0] => String:inst4.DATA_IN[0]
DATA[0] => String:inst3.DATA_IN[0]
DATA[0] => String:inst2.DATA_IN[0]
DATA[0] => String:inst1.DATA_IN[0]
DATA[1] => String:inst9.DATA_IN[1]
DATA[1] => String:inst8.DATA_IN[1]
DATA[1] => String:inst6.DATA_IN[1]
DATA[1] => String:inst5.DATA_IN[1]
DATA[1] => String:inst4.DATA_IN[1]
DATA[1] => String:inst3.DATA_IN[1]
DATA[1] => String:inst2.DATA_IN[1]
DATA[1] => String:inst1.DATA_IN[1]
DATA[2] => String:inst9.DATA_IN[2]
DATA[2] => String:inst8.DATA_IN[2]
DATA[2] => String:inst6.DATA_IN[2]
DATA[2] => String:inst5.DATA_IN[2]
DATA[2] => String:inst4.DATA_IN[2]
DATA[2] => String:inst3.DATA_IN[2]
DATA[2] => String:inst2.DATA_IN[2]
DATA[2] => String:inst1.DATA_IN[2]
DATA[3] => String:inst9.DATA_IN[3]
DATA[3] => String:inst8.DATA_IN[3]
DATA[3] => String:inst6.DATA_IN[3]
DATA[3] => String:inst5.DATA_IN[3]
DATA[3] => String:inst4.DATA_IN[3]
DATA[3] => String:inst3.DATA_IN[3]
DATA[3] => String:inst2.DATA_IN[3]
DATA[3] => String:inst1.DATA_IN[3]
DATA[4] => String:inst9.DATA_IN[4]
DATA[4] => String:inst8.DATA_IN[4]
DATA[4] => String:inst6.DATA_IN[4]
DATA[4] => String:inst5.DATA_IN[4]
DATA[4] => String:inst4.DATA_IN[4]
DATA[4] => String:inst3.DATA_IN[4]
DATA[4] => String:inst2.DATA_IN[4]
DATA[4] => String:inst1.DATA_IN[4]
DATA[5] => String:inst9.DATA_IN[5]
DATA[5] => String:inst8.DATA_IN[5]
DATA[5] => String:inst6.DATA_IN[5]
DATA[5] => String:inst5.DATA_IN[5]
DATA[5] => String:inst4.DATA_IN[5]
DATA[5] => String:inst3.DATA_IN[5]
DATA[5] => String:inst2.DATA_IN[5]
DATA[5] => String:inst1.DATA_IN[5]
DATA[6] => String:inst9.DATA_IN[6]
DATA[6] => String:inst8.DATA_IN[6]
DATA[6] => String:inst6.DATA_IN[6]
DATA[6] => String:inst5.DATA_IN[6]
DATA[6] => String:inst4.DATA_IN[6]
DATA[6] => String:inst3.DATA_IN[6]
DATA[6] => String:inst2.DATA_IN[6]
DATA[6] => String:inst1.DATA_IN[6]
DATA[7] => String:inst9.DATA_IN[7]
DATA[7] => String:inst8.DATA_IN[7]
DATA[7] => String:inst6.DATA_IN[7]
DATA[7] => String:inst5.DATA_IN[7]
DATA[7] => String:inst4.DATA_IN[7]
DATA[7] => String:inst3.DATA_IN[7]
DATA[7] => String:inst2.DATA_IN[7]
DATA[7] => String:inst1.DATA_IN[7]
DATA[8] => String:inst9.DATA_IN[8]
DATA[8] => String:inst8.DATA_IN[8]
DATA[8] => String:inst6.DATA_IN[8]
DATA[8] => String:inst5.DATA_IN[8]
DATA[8] => String:inst4.DATA_IN[8]
DATA[8] => String:inst3.DATA_IN[8]
DATA[8] => String:inst2.DATA_IN[8]
DATA[8] => String:inst1.DATA_IN[8]
DATA[9] => String:inst9.DATA_IN[9]
DATA[9] => String:inst8.DATA_IN[9]
DATA[9] => String:inst6.DATA_IN[9]
DATA[9] => String:inst5.DATA_IN[9]
DATA[9] => String:inst4.DATA_IN[9]
DATA[9] => String:inst3.DATA_IN[9]
DATA[9] => String:inst2.DATA_IN[9]
DATA[9] => String:inst1.DATA_IN[9]
DATA[10] => String:inst9.DATA_IN[10]
DATA[10] => String:inst8.DATA_IN[10]
DATA[10] => String:inst6.DATA_IN[10]
DATA[10] => String:inst5.DATA_IN[10]
DATA[10] => String:inst4.DATA_IN[10]
DATA[10] => String:inst3.DATA_IN[10]
DATA[10] => String:inst2.DATA_IN[10]
DATA[10] => String:inst1.DATA_IN[10]
OFFSET[0] => String:inst9.OFFSET[0]
OFFSET[0] => String:inst8.OFFSET[0]
OFFSET[0] => String:inst6.OFFSET[0]
OFFSET[0] => String:inst5.OFFSET[0]
OFFSET[0] => String:inst4.OFFSET[0]
OFFSET[0] => String:inst3.OFFSET[0]
OFFSET[0] => String:inst2.OFFSET[0]
OFFSET[0] => String:inst1.OFFSET[0]
OFFSET[1] => String:inst9.OFFSET[1]
OFFSET[1] => String:inst8.OFFSET[1]
OFFSET[1] => String:inst6.OFFSET[1]
OFFSET[1] => String:inst5.OFFSET[1]
OFFSET[1] => String:inst4.OFFSET[1]
OFFSET[1] => String:inst3.OFFSET[1]
OFFSET[1] => String:inst2.OFFSET[1]
OFFSET[1] => String:inst1.OFFSET[1]
OFFSET[2] => String:inst9.OFFSET[2]
OFFSET[2] => String:inst8.OFFSET[2]
OFFSET[2] => String:inst6.OFFSET[2]
OFFSET[2] => String:inst5.OFFSET[2]
OFFSET[2] => String:inst4.OFFSET[2]
OFFSET[2] => String:inst3.OFFSET[2]
OFFSET[2] => String:inst2.OFFSET[2]
OFFSET[2] => String:inst1.OFFSET[2]
OFFSET[3] => String:inst9.OFFSET[3]
OFFSET[3] => String:inst8.OFFSET[3]
OFFSET[3] => String:inst6.OFFSET[3]
OFFSET[3] => String:inst5.OFFSET[3]
OFFSET[3] => String:inst4.OFFSET[3]
OFFSET[3] => String:inst3.OFFSET[3]
OFFSET[3] => String:inst2.OFFSET[3]
OFFSET[3] => String:inst1.OFFSET[3]
TAG[0] => String:inst9.TAG_IN[0]
TAG[0] => String:inst8.TAG_IN[0]
TAG[0] => String:inst6.TAG_IN[0]
TAG[0] => String:inst5.TAG_IN[0]
TAG[0] => String:inst4.TAG_IN[0]
TAG[0] => String:inst3.TAG_IN[0]
TAG[0] => String:inst2.TAG_IN[0]
TAG[0] => String:inst1.TAG_IN[0]
TAG[1] => String:inst9.TAG_IN[1]
TAG[1] => String:inst8.TAG_IN[1]
TAG[1] => String:inst6.TAG_IN[1]
TAG[1] => String:inst5.TAG_IN[1]
TAG[1] => String:inst4.TAG_IN[1]
TAG[1] => String:inst3.TAG_IN[1]
TAG[1] => String:inst2.TAG_IN[1]
TAG[1] => String:inst1.TAG_IN[1]
TAG[2] => String:inst9.TAG_IN[2]
TAG[2] => String:inst8.TAG_IN[2]
TAG[2] => String:inst6.TAG_IN[2]
TAG[2] => String:inst5.TAG_IN[2]
TAG[2] => String:inst4.TAG_IN[2]
TAG[2] => String:inst3.TAG_IN[2]
TAG[2] => String:inst2.TAG_IN[2]
TAG[2] => String:inst1.TAG_IN[2]
TAG[3] => String:inst9.TAG_IN[3]
TAG[3] => String:inst8.TAG_IN[3]
TAG[3] => String:inst6.TAG_IN[3]
TAG[3] => String:inst5.TAG_IN[3]
TAG[3] => String:inst4.TAG_IN[3]
TAG[3] => String:inst3.TAG_IN[3]
TAG[3] => String:inst2.TAG_IN[3]
TAG[3] => String:inst1.TAG_IN[3]
TAG[4] => String:inst9.TAG_IN[4]
TAG[4] => String:inst8.TAG_IN[4]
TAG[4] => String:inst6.TAG_IN[4]
TAG[4] => String:inst5.TAG_IN[4]
TAG[4] => String:inst4.TAG_IN[4]
TAG[4] => String:inst3.TAG_IN[4]
TAG[4] => String:inst2.TAG_IN[4]
TAG[4] => String:inst1.TAG_IN[4]
TAG[5] => String:inst9.TAG_IN[5]
TAG[5] => String:inst8.TAG_IN[5]
TAG[5] => String:inst6.TAG_IN[5]
TAG[5] => String:inst5.TAG_IN[5]
TAG[5] => String:inst4.TAG_IN[5]
TAG[5] => String:inst3.TAG_IN[5]
TAG[5] => String:inst2.TAG_IN[5]
TAG[5] => String:inst1.TAG_IN[5]
TAG_HIT/MISS <= lpm_mux6:inst15.result
DATA_OUT[0] <= lpm_mux7:inst14.result[0]
DATA_OUT[1] <= lpm_mux7:inst14.result[1]
DATA_OUT[2] <= lpm_mux7:inst14.result[2]
DATA_OUT[3] <= lpm_mux7:inst14.result[3]
DATA_OUT[4] <= lpm_mux7:inst14.result[4]
DATA_OUT[5] <= lpm_mux7:inst14.result[5]
DATA_OUT[6] <= lpm_mux7:inst14.result[6]
DATA_OUT[7] <= lpm_mux7:inst14.result[7]
DATA_OUT[8] <= lpm_mux7:inst14.result[8]
DATA_OUT[9] <= lpm_mux7:inst14.result[9]
DATA_OUT[10] <= lpm_mux7:inst14.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
data2 => LPM_MUX:lpm_mux_component.DATA[2][0]
data3 => LPM_MUX:lpm_mux_component.DATA[3][0]
data4 => LPM_MUX:lpm_mux_component.DATA[4][0]
data5 => LPM_MUX:lpm_mux_component.DATA[5][0]
data6 => LPM_MUX:lpm_mux_component.DATA[6][0]
data7 => LPM_MUX:lpm_mux_component.DATA[7][0]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst|lpm_mux:lpm_mux_component
data[0][0] => mux_a4e:auto_generated.data[0]
data[1][0] => mux_a4e:auto_generated.data[1]
data[2][0] => mux_a4e:auto_generated.data[2]
data[3][0] => mux_a4e:auto_generated.data[3]
data[4][0] => mux_a4e:auto_generated.data[4]
data[5][0] => mux_a4e:auto_generated.data[5]
data[6][0] => mux_a4e:auto_generated.data[6]
data[7][0] => mux_a4e:auto_generated.data[7]
sel[0] => mux_a4e:auto_generated.sel[0]
sel[1] => mux_a4e:auto_generated.sel[1]
sel[2] => mux_a4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_a4e:auto_generated.result[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst|lpm_mux:lpm_mux_component|mux_a4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
data[2] => l1_w0_n1_mux_dataout~1.IN1
data[3] => l1_w0_n1_mux_dataout~0.IN1
data[4] => l1_w0_n2_mux_dataout~1.IN1
data[5] => l1_w0_n2_mux_dataout~0.IN1
data[6] => l1_w0_n3_mux_dataout~1.IN1
data[7] => l1_w0_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~4.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~5.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~6.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst9|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_decode1:inst7
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_decode1:inst7|lpm_decode:lpm_decode_component
data[0] => decode_5sf:auto_generated.data[0]
data[1] => decode_5sf:auto_generated.data[1]
data[2] => decode_5sf:auto_generated.data[2]
enable => decode_5sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5sf:auto_generated.eq[0]
eq[1] <= decode_5sf:auto_generated.eq[1]
eq[2] <= decode_5sf:auto_generated.eq[2]
eq[3] <= decode_5sf:auto_generated.eq[3]
eq[4] <= decode_5sf:auto_generated.eq[4]
eq[5] <= decode_5sf:auto_generated.eq[5]
eq[6] <= decode_5sf:auto_generated.eq[6]
eq[7] <= decode_5sf:auto_generated.eq[7]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_decode1:inst7|lpm_decode:lpm_decode_component|decode_5sf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode28w[1]~1.IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1]~0.IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2]~0.IN0
data[1] => w_anode58w[2]~0.IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode28w[3]~0.IN0
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst8|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst6|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst5|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst4|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst3|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|String:inst1|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
data2 => LPM_MUX:lpm_mux_component.DATA[2][0]
data3 => LPM_MUX:lpm_mux_component.DATA[3][0]
data4 => LPM_MUX:lpm_mux_component.DATA[4][0]
data5 => LPM_MUX:lpm_mux_component.DATA[5][0]
data6 => LPM_MUX:lpm_mux_component.DATA[6][0]
data7 => LPM_MUX:lpm_mux_component.DATA[7][0]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component
data[0][0] => mux_a4e:auto_generated.data[0]
data[1][0] => mux_a4e:auto_generated.data[1]
data[2][0] => mux_a4e:auto_generated.data[2]
data[3][0] => mux_a4e:auto_generated.data[3]
data[4][0] => mux_a4e:auto_generated.data[4]
data[5][0] => mux_a4e:auto_generated.data[5]
data[6][0] => mux_a4e:auto_generated.data[6]
data[7][0] => mux_a4e:auto_generated.data[7]
sel[0] => mux_a4e:auto_generated.sel[0]
sel[1] => mux_a4e:auto_generated.sel[1]
sel[2] => mux_a4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_a4e:auto_generated.result[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
data[2] => l1_w0_n1_mux_dataout~1.IN1
data[3] => l1_w0_n1_mux_dataout~0.IN1
data[4] => l1_w0_n2_mux_dataout~1.IN1
data[5] => l1_w0_n2_mux_dataout~0.IN1
data[6] => l1_w0_n3_mux_dataout~1.IN1
data[7] => l1_w0_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~4.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~5.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~6.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component
data[0][0] => mux_r5e:auto_generated.data[0]
data[0][1] => mux_r5e:auto_generated.data[1]
data[0][2] => mux_r5e:auto_generated.data[2]
data[0][3] => mux_r5e:auto_generated.data[3]
data[0][4] => mux_r5e:auto_generated.data[4]
data[0][5] => mux_r5e:auto_generated.data[5]
data[0][6] => mux_r5e:auto_generated.data[6]
data[0][7] => mux_r5e:auto_generated.data[7]
data[0][8] => mux_r5e:auto_generated.data[8]
data[0][9] => mux_r5e:auto_generated.data[9]
data[0][10] => mux_r5e:auto_generated.data[10]
data[1][0] => mux_r5e:auto_generated.data[11]
data[1][1] => mux_r5e:auto_generated.data[12]
data[1][2] => mux_r5e:auto_generated.data[13]
data[1][3] => mux_r5e:auto_generated.data[14]
data[1][4] => mux_r5e:auto_generated.data[15]
data[1][5] => mux_r5e:auto_generated.data[16]
data[1][6] => mux_r5e:auto_generated.data[17]
data[1][7] => mux_r5e:auto_generated.data[18]
data[1][8] => mux_r5e:auto_generated.data[19]
data[1][9] => mux_r5e:auto_generated.data[20]
data[1][10] => mux_r5e:auto_generated.data[21]
data[2][0] => mux_r5e:auto_generated.data[22]
data[2][1] => mux_r5e:auto_generated.data[23]
data[2][2] => mux_r5e:auto_generated.data[24]
data[2][3] => mux_r5e:auto_generated.data[25]
data[2][4] => mux_r5e:auto_generated.data[26]
data[2][5] => mux_r5e:auto_generated.data[27]
data[2][6] => mux_r5e:auto_generated.data[28]
data[2][7] => mux_r5e:auto_generated.data[29]
data[2][8] => mux_r5e:auto_generated.data[30]
data[2][9] => mux_r5e:auto_generated.data[31]
data[2][10] => mux_r5e:auto_generated.data[32]
data[3][0] => mux_r5e:auto_generated.data[33]
data[3][1] => mux_r5e:auto_generated.data[34]
data[3][2] => mux_r5e:auto_generated.data[35]
data[3][3] => mux_r5e:auto_generated.data[36]
data[3][4] => mux_r5e:auto_generated.data[37]
data[3][5] => mux_r5e:auto_generated.data[38]
data[3][6] => mux_r5e:auto_generated.data[39]
data[3][7] => mux_r5e:auto_generated.data[40]
data[3][8] => mux_r5e:auto_generated.data[41]
data[3][9] => mux_r5e:auto_generated.data[42]
data[3][10] => mux_r5e:auto_generated.data[43]
data[4][0] => mux_r5e:auto_generated.data[44]
data[4][1] => mux_r5e:auto_generated.data[45]
data[4][2] => mux_r5e:auto_generated.data[46]
data[4][3] => mux_r5e:auto_generated.data[47]
data[4][4] => mux_r5e:auto_generated.data[48]
data[4][5] => mux_r5e:auto_generated.data[49]
data[4][6] => mux_r5e:auto_generated.data[50]
data[4][7] => mux_r5e:auto_generated.data[51]
data[4][8] => mux_r5e:auto_generated.data[52]
data[4][9] => mux_r5e:auto_generated.data[53]
data[4][10] => mux_r5e:auto_generated.data[54]
data[5][0] => mux_r5e:auto_generated.data[55]
data[5][1] => mux_r5e:auto_generated.data[56]
data[5][2] => mux_r5e:auto_generated.data[57]
data[5][3] => mux_r5e:auto_generated.data[58]
data[5][4] => mux_r5e:auto_generated.data[59]
data[5][5] => mux_r5e:auto_generated.data[60]
data[5][6] => mux_r5e:auto_generated.data[61]
data[5][7] => mux_r5e:auto_generated.data[62]
data[5][8] => mux_r5e:auto_generated.data[63]
data[5][9] => mux_r5e:auto_generated.data[64]
data[5][10] => mux_r5e:auto_generated.data[65]
data[6][0] => mux_r5e:auto_generated.data[66]
data[6][1] => mux_r5e:auto_generated.data[67]
data[6][2] => mux_r5e:auto_generated.data[68]
data[6][3] => mux_r5e:auto_generated.data[69]
data[6][4] => mux_r5e:auto_generated.data[70]
data[6][5] => mux_r5e:auto_generated.data[71]
data[6][6] => mux_r5e:auto_generated.data[72]
data[6][7] => mux_r5e:auto_generated.data[73]
data[6][8] => mux_r5e:auto_generated.data[74]
data[6][9] => mux_r5e:auto_generated.data[75]
data[6][10] => mux_r5e:auto_generated.data[76]
data[7][0] => mux_r5e:auto_generated.data[77]
data[7][1] => mux_r5e:auto_generated.data[78]
data[7][2] => mux_r5e:auto_generated.data[79]
data[7][3] => mux_r5e:auto_generated.data[80]
data[7][4] => mux_r5e:auto_generated.data[81]
data[7][5] => mux_r5e:auto_generated.data[82]
data[7][6] => mux_r5e:auto_generated.data[83]
data[7][7] => mux_r5e:auto_generated.data[84]
data[7][8] => mux_r5e:auto_generated.data[85]
data[7][9] => mux_r5e:auto_generated.data[86]
data[7][10] => mux_r5e:auto_generated.data[87]
sel[0] => mux_r5e:auto_generated.sel[0]
sel[1] => mux_r5e:auto_generated.sel[1]
sel[2] => mux_r5e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_r5e:auto_generated.result[0]
result[1] <= mux_r5e:auto_generated.result[1]
result[2] <= mux_r5e:auto_generated.result[2]
result[3] <= mux_r5e:auto_generated.result[3]
result[4] <= mux_r5e:auto_generated.result[4]
result[5] <= mux_r5e:auto_generated.result[5]
result[6] <= mux_r5e:auto_generated.result[6]
result[7] <= mux_r5e:auto_generated.result[7]
result[8] <= mux_r5e:auto_generated.result[8]
result[9] <= mux_r5e:auto_generated.result[9]
result[10] <= mux_r5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst6|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~44.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~45.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~46.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~47.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~48.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~49.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~50.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~51.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~52.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~53.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~54.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~55.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~56.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~57.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~58.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~59.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~60.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~61.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~62.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~63.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~64.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~65.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~66.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~67.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~68.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~69.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~70.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~71.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~72.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~73.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~74.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~75.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~76.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13
FLAG <= lpm_mux6:inst.result
WRITE => lpm_decode1:inst7.enable
SET[0] => lpm_decode1:inst7.data[0]
SET[0] => lpm_mux6:inst.sel[0]
SET[0] => lpm_mux6:inst15.sel[0]
SET[0] => lpm_mux7:inst14.sel[0]
SET[1] => lpm_decode1:inst7.data[1]
SET[1] => lpm_mux6:inst.sel[1]
SET[1] => lpm_mux6:inst15.sel[1]
SET[1] => lpm_mux7:inst14.sel[1]
SET[2] => lpm_decode1:inst7.data[2]
SET[2] => lpm_mux6:inst.sel[2]
SET[2] => lpm_mux6:inst15.sel[2]
SET[2] => lpm_mux7:inst14.sel[2]
CLK => String:inst9.CLK
CLK => String:inst8.CLK
CLK => String:inst6.CLK
CLK => String:inst5.CLK
CLK => String:inst4.CLK
CLK => String:inst3.CLK
CLK => String:inst2.CLK
CLK => String:inst1.CLK
DATA[0] => String:inst9.DATA_IN[0]
DATA[0] => String:inst8.DATA_IN[0]
DATA[0] => String:inst6.DATA_IN[0]
DATA[0] => String:inst5.DATA_IN[0]
DATA[0] => String:inst4.DATA_IN[0]
DATA[0] => String:inst3.DATA_IN[0]
DATA[0] => String:inst2.DATA_IN[0]
DATA[0] => String:inst1.DATA_IN[0]
DATA[1] => String:inst9.DATA_IN[1]
DATA[1] => String:inst8.DATA_IN[1]
DATA[1] => String:inst6.DATA_IN[1]
DATA[1] => String:inst5.DATA_IN[1]
DATA[1] => String:inst4.DATA_IN[1]
DATA[1] => String:inst3.DATA_IN[1]
DATA[1] => String:inst2.DATA_IN[1]
DATA[1] => String:inst1.DATA_IN[1]
DATA[2] => String:inst9.DATA_IN[2]
DATA[2] => String:inst8.DATA_IN[2]
DATA[2] => String:inst6.DATA_IN[2]
DATA[2] => String:inst5.DATA_IN[2]
DATA[2] => String:inst4.DATA_IN[2]
DATA[2] => String:inst3.DATA_IN[2]
DATA[2] => String:inst2.DATA_IN[2]
DATA[2] => String:inst1.DATA_IN[2]
DATA[3] => String:inst9.DATA_IN[3]
DATA[3] => String:inst8.DATA_IN[3]
DATA[3] => String:inst6.DATA_IN[3]
DATA[3] => String:inst5.DATA_IN[3]
DATA[3] => String:inst4.DATA_IN[3]
DATA[3] => String:inst3.DATA_IN[3]
DATA[3] => String:inst2.DATA_IN[3]
DATA[3] => String:inst1.DATA_IN[3]
DATA[4] => String:inst9.DATA_IN[4]
DATA[4] => String:inst8.DATA_IN[4]
DATA[4] => String:inst6.DATA_IN[4]
DATA[4] => String:inst5.DATA_IN[4]
DATA[4] => String:inst4.DATA_IN[4]
DATA[4] => String:inst3.DATA_IN[4]
DATA[4] => String:inst2.DATA_IN[4]
DATA[4] => String:inst1.DATA_IN[4]
DATA[5] => String:inst9.DATA_IN[5]
DATA[5] => String:inst8.DATA_IN[5]
DATA[5] => String:inst6.DATA_IN[5]
DATA[5] => String:inst5.DATA_IN[5]
DATA[5] => String:inst4.DATA_IN[5]
DATA[5] => String:inst3.DATA_IN[5]
DATA[5] => String:inst2.DATA_IN[5]
DATA[5] => String:inst1.DATA_IN[5]
DATA[6] => String:inst9.DATA_IN[6]
DATA[6] => String:inst8.DATA_IN[6]
DATA[6] => String:inst6.DATA_IN[6]
DATA[6] => String:inst5.DATA_IN[6]
DATA[6] => String:inst4.DATA_IN[6]
DATA[6] => String:inst3.DATA_IN[6]
DATA[6] => String:inst2.DATA_IN[6]
DATA[6] => String:inst1.DATA_IN[6]
DATA[7] => String:inst9.DATA_IN[7]
DATA[7] => String:inst8.DATA_IN[7]
DATA[7] => String:inst6.DATA_IN[7]
DATA[7] => String:inst5.DATA_IN[7]
DATA[7] => String:inst4.DATA_IN[7]
DATA[7] => String:inst3.DATA_IN[7]
DATA[7] => String:inst2.DATA_IN[7]
DATA[7] => String:inst1.DATA_IN[7]
DATA[8] => String:inst9.DATA_IN[8]
DATA[8] => String:inst8.DATA_IN[8]
DATA[8] => String:inst6.DATA_IN[8]
DATA[8] => String:inst5.DATA_IN[8]
DATA[8] => String:inst4.DATA_IN[8]
DATA[8] => String:inst3.DATA_IN[8]
DATA[8] => String:inst2.DATA_IN[8]
DATA[8] => String:inst1.DATA_IN[8]
DATA[9] => String:inst9.DATA_IN[9]
DATA[9] => String:inst8.DATA_IN[9]
DATA[9] => String:inst6.DATA_IN[9]
DATA[9] => String:inst5.DATA_IN[9]
DATA[9] => String:inst4.DATA_IN[9]
DATA[9] => String:inst3.DATA_IN[9]
DATA[9] => String:inst2.DATA_IN[9]
DATA[9] => String:inst1.DATA_IN[9]
DATA[10] => String:inst9.DATA_IN[10]
DATA[10] => String:inst8.DATA_IN[10]
DATA[10] => String:inst6.DATA_IN[10]
DATA[10] => String:inst5.DATA_IN[10]
DATA[10] => String:inst4.DATA_IN[10]
DATA[10] => String:inst3.DATA_IN[10]
DATA[10] => String:inst2.DATA_IN[10]
DATA[10] => String:inst1.DATA_IN[10]
OFFSET[0] => String:inst9.OFFSET[0]
OFFSET[0] => String:inst8.OFFSET[0]
OFFSET[0] => String:inst6.OFFSET[0]
OFFSET[0] => String:inst5.OFFSET[0]
OFFSET[0] => String:inst4.OFFSET[0]
OFFSET[0] => String:inst3.OFFSET[0]
OFFSET[0] => String:inst2.OFFSET[0]
OFFSET[0] => String:inst1.OFFSET[0]
OFFSET[1] => String:inst9.OFFSET[1]
OFFSET[1] => String:inst8.OFFSET[1]
OFFSET[1] => String:inst6.OFFSET[1]
OFFSET[1] => String:inst5.OFFSET[1]
OFFSET[1] => String:inst4.OFFSET[1]
OFFSET[1] => String:inst3.OFFSET[1]
OFFSET[1] => String:inst2.OFFSET[1]
OFFSET[1] => String:inst1.OFFSET[1]
OFFSET[2] => String:inst9.OFFSET[2]
OFFSET[2] => String:inst8.OFFSET[2]
OFFSET[2] => String:inst6.OFFSET[2]
OFFSET[2] => String:inst5.OFFSET[2]
OFFSET[2] => String:inst4.OFFSET[2]
OFFSET[2] => String:inst3.OFFSET[2]
OFFSET[2] => String:inst2.OFFSET[2]
OFFSET[2] => String:inst1.OFFSET[2]
OFFSET[3] => String:inst9.OFFSET[3]
OFFSET[3] => String:inst8.OFFSET[3]
OFFSET[3] => String:inst6.OFFSET[3]
OFFSET[3] => String:inst5.OFFSET[3]
OFFSET[3] => String:inst4.OFFSET[3]
OFFSET[3] => String:inst3.OFFSET[3]
OFFSET[3] => String:inst2.OFFSET[3]
OFFSET[3] => String:inst1.OFFSET[3]
TAG[0] => String:inst9.TAG_IN[0]
TAG[0] => String:inst8.TAG_IN[0]
TAG[0] => String:inst6.TAG_IN[0]
TAG[0] => String:inst5.TAG_IN[0]
TAG[0] => String:inst4.TAG_IN[0]
TAG[0] => String:inst3.TAG_IN[0]
TAG[0] => String:inst2.TAG_IN[0]
TAG[0] => String:inst1.TAG_IN[0]
TAG[1] => String:inst9.TAG_IN[1]
TAG[1] => String:inst8.TAG_IN[1]
TAG[1] => String:inst6.TAG_IN[1]
TAG[1] => String:inst5.TAG_IN[1]
TAG[1] => String:inst4.TAG_IN[1]
TAG[1] => String:inst3.TAG_IN[1]
TAG[1] => String:inst2.TAG_IN[1]
TAG[1] => String:inst1.TAG_IN[1]
TAG[2] => String:inst9.TAG_IN[2]
TAG[2] => String:inst8.TAG_IN[2]
TAG[2] => String:inst6.TAG_IN[2]
TAG[2] => String:inst5.TAG_IN[2]
TAG[2] => String:inst4.TAG_IN[2]
TAG[2] => String:inst3.TAG_IN[2]
TAG[2] => String:inst2.TAG_IN[2]
TAG[2] => String:inst1.TAG_IN[2]
TAG[3] => String:inst9.TAG_IN[3]
TAG[3] => String:inst8.TAG_IN[3]
TAG[3] => String:inst6.TAG_IN[3]
TAG[3] => String:inst5.TAG_IN[3]
TAG[3] => String:inst4.TAG_IN[3]
TAG[3] => String:inst3.TAG_IN[3]
TAG[3] => String:inst2.TAG_IN[3]
TAG[3] => String:inst1.TAG_IN[3]
TAG[4] => String:inst9.TAG_IN[4]
TAG[4] => String:inst8.TAG_IN[4]
TAG[4] => String:inst6.TAG_IN[4]
TAG[4] => String:inst5.TAG_IN[4]
TAG[4] => String:inst4.TAG_IN[4]
TAG[4] => String:inst3.TAG_IN[4]
TAG[4] => String:inst2.TAG_IN[4]
TAG[4] => String:inst1.TAG_IN[4]
TAG[5] => String:inst9.TAG_IN[5]
TAG[5] => String:inst8.TAG_IN[5]
TAG[5] => String:inst6.TAG_IN[5]
TAG[5] => String:inst5.TAG_IN[5]
TAG[5] => String:inst4.TAG_IN[5]
TAG[5] => String:inst3.TAG_IN[5]
TAG[5] => String:inst2.TAG_IN[5]
TAG[5] => String:inst1.TAG_IN[5]
TAG_HIT/MISS <= lpm_mux6:inst15.result
DATA_OUT[0] <= lpm_mux7:inst14.result[0]
DATA_OUT[1] <= lpm_mux7:inst14.result[1]
DATA_OUT[2] <= lpm_mux7:inst14.result[2]
DATA_OUT[3] <= lpm_mux7:inst14.result[3]
DATA_OUT[4] <= lpm_mux7:inst14.result[4]
DATA_OUT[5] <= lpm_mux7:inst14.result[5]
DATA_OUT[6] <= lpm_mux7:inst14.result[6]
DATA_OUT[7] <= lpm_mux7:inst14.result[7]
DATA_OUT[8] <= lpm_mux7:inst14.result[8]
DATA_OUT[9] <= lpm_mux7:inst14.result[9]
DATA_OUT[10] <= lpm_mux7:inst14.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
data2 => LPM_MUX:lpm_mux_component.DATA[2][0]
data3 => LPM_MUX:lpm_mux_component.DATA[3][0]
data4 => LPM_MUX:lpm_mux_component.DATA[4][0]
data5 => LPM_MUX:lpm_mux_component.DATA[5][0]
data6 => LPM_MUX:lpm_mux_component.DATA[6][0]
data7 => LPM_MUX:lpm_mux_component.DATA[7][0]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst|lpm_mux:lpm_mux_component
data[0][0] => mux_a4e:auto_generated.data[0]
data[1][0] => mux_a4e:auto_generated.data[1]
data[2][0] => mux_a4e:auto_generated.data[2]
data[3][0] => mux_a4e:auto_generated.data[3]
data[4][0] => mux_a4e:auto_generated.data[4]
data[5][0] => mux_a4e:auto_generated.data[5]
data[6][0] => mux_a4e:auto_generated.data[6]
data[7][0] => mux_a4e:auto_generated.data[7]
sel[0] => mux_a4e:auto_generated.sel[0]
sel[1] => mux_a4e:auto_generated.sel[1]
sel[2] => mux_a4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_a4e:auto_generated.result[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst|lpm_mux:lpm_mux_component|mux_a4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
data[2] => l1_w0_n1_mux_dataout~1.IN1
data[3] => l1_w0_n1_mux_dataout~0.IN1
data[4] => l1_w0_n2_mux_dataout~1.IN1
data[5] => l1_w0_n2_mux_dataout~0.IN1
data[6] => l1_w0_n3_mux_dataout~1.IN1
data[7] => l1_w0_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~4.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~5.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~6.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_decode1:inst7
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_decode1:inst7|lpm_decode:lpm_decode_component
data[0] => decode_5sf:auto_generated.data[0]
data[1] => decode_5sf:auto_generated.data[1]
data[2] => decode_5sf:auto_generated.data[2]
enable => decode_5sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5sf:auto_generated.eq[0]
eq[1] <= decode_5sf:auto_generated.eq[1]
eq[2] <= decode_5sf:auto_generated.eq[2]
eq[3] <= decode_5sf:auto_generated.eq[3]
eq[4] <= decode_5sf:auto_generated.eq[4]
eq[5] <= decode_5sf:auto_generated.eq[5]
eq[6] <= decode_5sf:auto_generated.eq[6]
eq[7] <= decode_5sf:auto_generated.eq[7]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_decode1:inst7|lpm_decode:lpm_decode_component|decode_5sf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode28w[1]~1.IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1]~0.IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2]~0.IN0
data[1] => w_anode58w[2]~0.IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode28w[3]~0.IN0
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst8|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst5|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst4|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst3|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
data2 => LPM_MUX:lpm_mux_component.DATA[2][0]
data3 => LPM_MUX:lpm_mux_component.DATA[3][0]
data4 => LPM_MUX:lpm_mux_component.DATA[4][0]
data5 => LPM_MUX:lpm_mux_component.DATA[5][0]
data6 => LPM_MUX:lpm_mux_component.DATA[6][0]
data7 => LPM_MUX:lpm_mux_component.DATA[7][0]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component
data[0][0] => mux_a4e:auto_generated.data[0]
data[1][0] => mux_a4e:auto_generated.data[1]
data[2][0] => mux_a4e:auto_generated.data[2]
data[3][0] => mux_a4e:auto_generated.data[3]
data[4][0] => mux_a4e:auto_generated.data[4]
data[5][0] => mux_a4e:auto_generated.data[5]
data[6][0] => mux_a4e:auto_generated.data[6]
data[7][0] => mux_a4e:auto_generated.data[7]
sel[0] => mux_a4e:auto_generated.sel[0]
sel[1] => mux_a4e:auto_generated.sel[1]
sel[2] => mux_a4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_a4e:auto_generated.result[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
data[2] => l1_w0_n1_mux_dataout~1.IN1
data[3] => l1_w0_n1_mux_dataout~0.IN1
data[4] => l1_w0_n2_mux_dataout~1.IN1
data[5] => l1_w0_n2_mux_dataout~0.IN1
data[6] => l1_w0_n3_mux_dataout~1.IN1
data[7] => l1_w0_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~4.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~5.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~6.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component
data[0][0] => mux_r5e:auto_generated.data[0]
data[0][1] => mux_r5e:auto_generated.data[1]
data[0][2] => mux_r5e:auto_generated.data[2]
data[0][3] => mux_r5e:auto_generated.data[3]
data[0][4] => mux_r5e:auto_generated.data[4]
data[0][5] => mux_r5e:auto_generated.data[5]
data[0][6] => mux_r5e:auto_generated.data[6]
data[0][7] => mux_r5e:auto_generated.data[7]
data[0][8] => mux_r5e:auto_generated.data[8]
data[0][9] => mux_r5e:auto_generated.data[9]
data[0][10] => mux_r5e:auto_generated.data[10]
data[1][0] => mux_r5e:auto_generated.data[11]
data[1][1] => mux_r5e:auto_generated.data[12]
data[1][2] => mux_r5e:auto_generated.data[13]
data[1][3] => mux_r5e:auto_generated.data[14]
data[1][4] => mux_r5e:auto_generated.data[15]
data[1][5] => mux_r5e:auto_generated.data[16]
data[1][6] => mux_r5e:auto_generated.data[17]
data[1][7] => mux_r5e:auto_generated.data[18]
data[1][8] => mux_r5e:auto_generated.data[19]
data[1][9] => mux_r5e:auto_generated.data[20]
data[1][10] => mux_r5e:auto_generated.data[21]
data[2][0] => mux_r5e:auto_generated.data[22]
data[2][1] => mux_r5e:auto_generated.data[23]
data[2][2] => mux_r5e:auto_generated.data[24]
data[2][3] => mux_r5e:auto_generated.data[25]
data[2][4] => mux_r5e:auto_generated.data[26]
data[2][5] => mux_r5e:auto_generated.data[27]
data[2][6] => mux_r5e:auto_generated.data[28]
data[2][7] => mux_r5e:auto_generated.data[29]
data[2][8] => mux_r5e:auto_generated.data[30]
data[2][9] => mux_r5e:auto_generated.data[31]
data[2][10] => mux_r5e:auto_generated.data[32]
data[3][0] => mux_r5e:auto_generated.data[33]
data[3][1] => mux_r5e:auto_generated.data[34]
data[3][2] => mux_r5e:auto_generated.data[35]
data[3][3] => mux_r5e:auto_generated.data[36]
data[3][4] => mux_r5e:auto_generated.data[37]
data[3][5] => mux_r5e:auto_generated.data[38]
data[3][6] => mux_r5e:auto_generated.data[39]
data[3][7] => mux_r5e:auto_generated.data[40]
data[3][8] => mux_r5e:auto_generated.data[41]
data[3][9] => mux_r5e:auto_generated.data[42]
data[3][10] => mux_r5e:auto_generated.data[43]
data[4][0] => mux_r5e:auto_generated.data[44]
data[4][1] => mux_r5e:auto_generated.data[45]
data[4][2] => mux_r5e:auto_generated.data[46]
data[4][3] => mux_r5e:auto_generated.data[47]
data[4][4] => mux_r5e:auto_generated.data[48]
data[4][5] => mux_r5e:auto_generated.data[49]
data[4][6] => mux_r5e:auto_generated.data[50]
data[4][7] => mux_r5e:auto_generated.data[51]
data[4][8] => mux_r5e:auto_generated.data[52]
data[4][9] => mux_r5e:auto_generated.data[53]
data[4][10] => mux_r5e:auto_generated.data[54]
data[5][0] => mux_r5e:auto_generated.data[55]
data[5][1] => mux_r5e:auto_generated.data[56]
data[5][2] => mux_r5e:auto_generated.data[57]
data[5][3] => mux_r5e:auto_generated.data[58]
data[5][4] => mux_r5e:auto_generated.data[59]
data[5][5] => mux_r5e:auto_generated.data[60]
data[5][6] => mux_r5e:auto_generated.data[61]
data[5][7] => mux_r5e:auto_generated.data[62]
data[5][8] => mux_r5e:auto_generated.data[63]
data[5][9] => mux_r5e:auto_generated.data[64]
data[5][10] => mux_r5e:auto_generated.data[65]
data[6][0] => mux_r5e:auto_generated.data[66]
data[6][1] => mux_r5e:auto_generated.data[67]
data[6][2] => mux_r5e:auto_generated.data[68]
data[6][3] => mux_r5e:auto_generated.data[69]
data[6][4] => mux_r5e:auto_generated.data[70]
data[6][5] => mux_r5e:auto_generated.data[71]
data[6][6] => mux_r5e:auto_generated.data[72]
data[6][7] => mux_r5e:auto_generated.data[73]
data[6][8] => mux_r5e:auto_generated.data[74]
data[6][9] => mux_r5e:auto_generated.data[75]
data[6][10] => mux_r5e:auto_generated.data[76]
data[7][0] => mux_r5e:auto_generated.data[77]
data[7][1] => mux_r5e:auto_generated.data[78]
data[7][2] => mux_r5e:auto_generated.data[79]
data[7][3] => mux_r5e:auto_generated.data[80]
data[7][4] => mux_r5e:auto_generated.data[81]
data[7][5] => mux_r5e:auto_generated.data[82]
data[7][6] => mux_r5e:auto_generated.data[83]
data[7][7] => mux_r5e:auto_generated.data[84]
data[7][8] => mux_r5e:auto_generated.data[85]
data[7][9] => mux_r5e:auto_generated.data[86]
data[7][10] => mux_r5e:auto_generated.data[87]
sel[0] => mux_r5e:auto_generated.sel[0]
sel[1] => mux_r5e:auto_generated.sel[1]
sel[2] => mux_r5e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_r5e:auto_generated.result[0]
result[1] <= mux_r5e:auto_generated.result[1]
result[2] <= mux_r5e:auto_generated.result[2]
result[3] <= mux_r5e:auto_generated.result[3]
result[4] <= mux_r5e:auto_generated.result[4]
result[5] <= mux_r5e:auto_generated.result[5]
result[6] <= mux_r5e:auto_generated.result[6]
result[7] <= mux_r5e:auto_generated.result[7]
result[8] <= mux_r5e:auto_generated.result[8]
result[9] <= mux_r5e:auto_generated.result[9]
result[10] <= mux_r5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~44.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~45.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~46.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~47.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~48.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~49.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~50.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~51.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~52.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~53.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~54.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~55.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~56.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~57.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~58.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~59.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~60.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~61.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~62.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~63.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~64.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~65.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~66.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~67.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~68.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~69.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~70.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~71.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~72.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~73.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~74.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~75.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~76.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17
FLAG <= lpm_mux6:inst.result
WRITE => lpm_decode1:inst7.enable
SET[0] => lpm_decode1:inst7.data[0]
SET[0] => lpm_mux6:inst.sel[0]
SET[0] => lpm_mux6:inst15.sel[0]
SET[0] => lpm_mux7:inst14.sel[0]
SET[1] => lpm_decode1:inst7.data[1]
SET[1] => lpm_mux6:inst.sel[1]
SET[1] => lpm_mux6:inst15.sel[1]
SET[1] => lpm_mux7:inst14.sel[1]
SET[2] => lpm_decode1:inst7.data[2]
SET[2] => lpm_mux6:inst.sel[2]
SET[2] => lpm_mux6:inst15.sel[2]
SET[2] => lpm_mux7:inst14.sel[2]
CLK => String:inst9.CLK
CLK => String:inst8.CLK
CLK => String:inst6.CLK
CLK => String:inst5.CLK
CLK => String:inst4.CLK
CLK => String:inst3.CLK
CLK => String:inst2.CLK
CLK => String:inst1.CLK
DATA[0] => String:inst9.DATA_IN[0]
DATA[0] => String:inst8.DATA_IN[0]
DATA[0] => String:inst6.DATA_IN[0]
DATA[0] => String:inst5.DATA_IN[0]
DATA[0] => String:inst4.DATA_IN[0]
DATA[0] => String:inst3.DATA_IN[0]
DATA[0] => String:inst2.DATA_IN[0]
DATA[0] => String:inst1.DATA_IN[0]
DATA[1] => String:inst9.DATA_IN[1]
DATA[1] => String:inst8.DATA_IN[1]
DATA[1] => String:inst6.DATA_IN[1]
DATA[1] => String:inst5.DATA_IN[1]
DATA[1] => String:inst4.DATA_IN[1]
DATA[1] => String:inst3.DATA_IN[1]
DATA[1] => String:inst2.DATA_IN[1]
DATA[1] => String:inst1.DATA_IN[1]
DATA[2] => String:inst9.DATA_IN[2]
DATA[2] => String:inst8.DATA_IN[2]
DATA[2] => String:inst6.DATA_IN[2]
DATA[2] => String:inst5.DATA_IN[2]
DATA[2] => String:inst4.DATA_IN[2]
DATA[2] => String:inst3.DATA_IN[2]
DATA[2] => String:inst2.DATA_IN[2]
DATA[2] => String:inst1.DATA_IN[2]
DATA[3] => String:inst9.DATA_IN[3]
DATA[3] => String:inst8.DATA_IN[3]
DATA[3] => String:inst6.DATA_IN[3]
DATA[3] => String:inst5.DATA_IN[3]
DATA[3] => String:inst4.DATA_IN[3]
DATA[3] => String:inst3.DATA_IN[3]
DATA[3] => String:inst2.DATA_IN[3]
DATA[3] => String:inst1.DATA_IN[3]
DATA[4] => String:inst9.DATA_IN[4]
DATA[4] => String:inst8.DATA_IN[4]
DATA[4] => String:inst6.DATA_IN[4]
DATA[4] => String:inst5.DATA_IN[4]
DATA[4] => String:inst4.DATA_IN[4]
DATA[4] => String:inst3.DATA_IN[4]
DATA[4] => String:inst2.DATA_IN[4]
DATA[4] => String:inst1.DATA_IN[4]
DATA[5] => String:inst9.DATA_IN[5]
DATA[5] => String:inst8.DATA_IN[5]
DATA[5] => String:inst6.DATA_IN[5]
DATA[5] => String:inst5.DATA_IN[5]
DATA[5] => String:inst4.DATA_IN[5]
DATA[5] => String:inst3.DATA_IN[5]
DATA[5] => String:inst2.DATA_IN[5]
DATA[5] => String:inst1.DATA_IN[5]
DATA[6] => String:inst9.DATA_IN[6]
DATA[6] => String:inst8.DATA_IN[6]
DATA[6] => String:inst6.DATA_IN[6]
DATA[6] => String:inst5.DATA_IN[6]
DATA[6] => String:inst4.DATA_IN[6]
DATA[6] => String:inst3.DATA_IN[6]
DATA[6] => String:inst2.DATA_IN[6]
DATA[6] => String:inst1.DATA_IN[6]
DATA[7] => String:inst9.DATA_IN[7]
DATA[7] => String:inst8.DATA_IN[7]
DATA[7] => String:inst6.DATA_IN[7]
DATA[7] => String:inst5.DATA_IN[7]
DATA[7] => String:inst4.DATA_IN[7]
DATA[7] => String:inst3.DATA_IN[7]
DATA[7] => String:inst2.DATA_IN[7]
DATA[7] => String:inst1.DATA_IN[7]
DATA[8] => String:inst9.DATA_IN[8]
DATA[8] => String:inst8.DATA_IN[8]
DATA[8] => String:inst6.DATA_IN[8]
DATA[8] => String:inst5.DATA_IN[8]
DATA[8] => String:inst4.DATA_IN[8]
DATA[8] => String:inst3.DATA_IN[8]
DATA[8] => String:inst2.DATA_IN[8]
DATA[8] => String:inst1.DATA_IN[8]
DATA[9] => String:inst9.DATA_IN[9]
DATA[9] => String:inst8.DATA_IN[9]
DATA[9] => String:inst6.DATA_IN[9]
DATA[9] => String:inst5.DATA_IN[9]
DATA[9] => String:inst4.DATA_IN[9]
DATA[9] => String:inst3.DATA_IN[9]
DATA[9] => String:inst2.DATA_IN[9]
DATA[9] => String:inst1.DATA_IN[9]
DATA[10] => String:inst9.DATA_IN[10]
DATA[10] => String:inst8.DATA_IN[10]
DATA[10] => String:inst6.DATA_IN[10]
DATA[10] => String:inst5.DATA_IN[10]
DATA[10] => String:inst4.DATA_IN[10]
DATA[10] => String:inst3.DATA_IN[10]
DATA[10] => String:inst2.DATA_IN[10]
DATA[10] => String:inst1.DATA_IN[10]
OFFSET[0] => String:inst9.OFFSET[0]
OFFSET[0] => String:inst8.OFFSET[0]
OFFSET[0] => String:inst6.OFFSET[0]
OFFSET[0] => String:inst5.OFFSET[0]
OFFSET[0] => String:inst4.OFFSET[0]
OFFSET[0] => String:inst3.OFFSET[0]
OFFSET[0] => String:inst2.OFFSET[0]
OFFSET[0] => String:inst1.OFFSET[0]
OFFSET[1] => String:inst9.OFFSET[1]
OFFSET[1] => String:inst8.OFFSET[1]
OFFSET[1] => String:inst6.OFFSET[1]
OFFSET[1] => String:inst5.OFFSET[1]
OFFSET[1] => String:inst4.OFFSET[1]
OFFSET[1] => String:inst3.OFFSET[1]
OFFSET[1] => String:inst2.OFFSET[1]
OFFSET[1] => String:inst1.OFFSET[1]
OFFSET[2] => String:inst9.OFFSET[2]
OFFSET[2] => String:inst8.OFFSET[2]
OFFSET[2] => String:inst6.OFFSET[2]
OFFSET[2] => String:inst5.OFFSET[2]
OFFSET[2] => String:inst4.OFFSET[2]
OFFSET[2] => String:inst3.OFFSET[2]
OFFSET[2] => String:inst2.OFFSET[2]
OFFSET[2] => String:inst1.OFFSET[2]
OFFSET[3] => String:inst9.OFFSET[3]
OFFSET[3] => String:inst8.OFFSET[3]
OFFSET[3] => String:inst6.OFFSET[3]
OFFSET[3] => String:inst5.OFFSET[3]
OFFSET[3] => String:inst4.OFFSET[3]
OFFSET[3] => String:inst3.OFFSET[3]
OFFSET[3] => String:inst2.OFFSET[3]
OFFSET[3] => String:inst1.OFFSET[3]
TAG[0] => String:inst9.TAG_IN[0]
TAG[0] => String:inst8.TAG_IN[0]
TAG[0] => String:inst6.TAG_IN[0]
TAG[0] => String:inst5.TAG_IN[0]
TAG[0] => String:inst4.TAG_IN[0]
TAG[0] => String:inst3.TAG_IN[0]
TAG[0] => String:inst2.TAG_IN[0]
TAG[0] => String:inst1.TAG_IN[0]
TAG[1] => String:inst9.TAG_IN[1]
TAG[1] => String:inst8.TAG_IN[1]
TAG[1] => String:inst6.TAG_IN[1]
TAG[1] => String:inst5.TAG_IN[1]
TAG[1] => String:inst4.TAG_IN[1]
TAG[1] => String:inst3.TAG_IN[1]
TAG[1] => String:inst2.TAG_IN[1]
TAG[1] => String:inst1.TAG_IN[1]
TAG[2] => String:inst9.TAG_IN[2]
TAG[2] => String:inst8.TAG_IN[2]
TAG[2] => String:inst6.TAG_IN[2]
TAG[2] => String:inst5.TAG_IN[2]
TAG[2] => String:inst4.TAG_IN[2]
TAG[2] => String:inst3.TAG_IN[2]
TAG[2] => String:inst2.TAG_IN[2]
TAG[2] => String:inst1.TAG_IN[2]
TAG[3] => String:inst9.TAG_IN[3]
TAG[3] => String:inst8.TAG_IN[3]
TAG[3] => String:inst6.TAG_IN[3]
TAG[3] => String:inst5.TAG_IN[3]
TAG[3] => String:inst4.TAG_IN[3]
TAG[3] => String:inst3.TAG_IN[3]
TAG[3] => String:inst2.TAG_IN[3]
TAG[3] => String:inst1.TAG_IN[3]
TAG[4] => String:inst9.TAG_IN[4]
TAG[4] => String:inst8.TAG_IN[4]
TAG[4] => String:inst6.TAG_IN[4]
TAG[4] => String:inst5.TAG_IN[4]
TAG[4] => String:inst4.TAG_IN[4]
TAG[4] => String:inst3.TAG_IN[4]
TAG[4] => String:inst2.TAG_IN[4]
TAG[4] => String:inst1.TAG_IN[4]
TAG[5] => String:inst9.TAG_IN[5]
TAG[5] => String:inst8.TAG_IN[5]
TAG[5] => String:inst6.TAG_IN[5]
TAG[5] => String:inst5.TAG_IN[5]
TAG[5] => String:inst4.TAG_IN[5]
TAG[5] => String:inst3.TAG_IN[5]
TAG[5] => String:inst2.TAG_IN[5]
TAG[5] => String:inst1.TAG_IN[5]
TAG_HIT/MISS <= lpm_mux6:inst15.result
DATA_OUT[0] <= lpm_mux7:inst14.result[0]
DATA_OUT[1] <= lpm_mux7:inst14.result[1]
DATA_OUT[2] <= lpm_mux7:inst14.result[2]
DATA_OUT[3] <= lpm_mux7:inst14.result[3]
DATA_OUT[4] <= lpm_mux7:inst14.result[4]
DATA_OUT[5] <= lpm_mux7:inst14.result[5]
DATA_OUT[6] <= lpm_mux7:inst14.result[6]
DATA_OUT[7] <= lpm_mux7:inst14.result[7]
DATA_OUT[8] <= lpm_mux7:inst14.result[8]
DATA_OUT[9] <= lpm_mux7:inst14.result[9]
DATA_OUT[10] <= lpm_mux7:inst14.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
data2 => LPM_MUX:lpm_mux_component.DATA[2][0]
data3 => LPM_MUX:lpm_mux_component.DATA[3][0]
data4 => LPM_MUX:lpm_mux_component.DATA[4][0]
data5 => LPM_MUX:lpm_mux_component.DATA[5][0]
data6 => LPM_MUX:lpm_mux_component.DATA[6][0]
data7 => LPM_MUX:lpm_mux_component.DATA[7][0]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst|lpm_mux:lpm_mux_component
data[0][0] => mux_a4e:auto_generated.data[0]
data[1][0] => mux_a4e:auto_generated.data[1]
data[2][0] => mux_a4e:auto_generated.data[2]
data[3][0] => mux_a4e:auto_generated.data[3]
data[4][0] => mux_a4e:auto_generated.data[4]
data[5][0] => mux_a4e:auto_generated.data[5]
data[6][0] => mux_a4e:auto_generated.data[6]
data[7][0] => mux_a4e:auto_generated.data[7]
sel[0] => mux_a4e:auto_generated.sel[0]
sel[1] => mux_a4e:auto_generated.sel[1]
sel[2] => mux_a4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_a4e:auto_generated.result[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst|lpm_mux:lpm_mux_component|mux_a4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
data[2] => l1_w0_n1_mux_dataout~1.IN1
data[3] => l1_w0_n1_mux_dataout~0.IN1
data[4] => l1_w0_n2_mux_dataout~1.IN1
data[5] => l1_w0_n2_mux_dataout~0.IN1
data[6] => l1_w0_n3_mux_dataout~1.IN1
data[7] => l1_w0_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~4.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~5.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~6.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst9|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_decode1:inst7
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_decode1:inst7|lpm_decode:lpm_decode_component
data[0] => decode_5sf:auto_generated.data[0]
data[1] => decode_5sf:auto_generated.data[1]
data[2] => decode_5sf:auto_generated.data[2]
enable => decode_5sf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5sf:auto_generated.eq[0]
eq[1] <= decode_5sf:auto_generated.eq[1]
eq[2] <= decode_5sf:auto_generated.eq[2]
eq[3] <= decode_5sf:auto_generated.eq[3]
eq[4] <= decode_5sf:auto_generated.eq[4]
eq[5] <= decode_5sf:auto_generated.eq[5]
eq[6] <= decode_5sf:auto_generated.eq[6]
eq[7] <= decode_5sf:auto_generated.eq[7]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_decode1:inst7|lpm_decode:lpm_decode_component|decode_5sf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode28w[1]~1.IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1]~0.IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2]~0.IN0
data[1] => w_anode58w[2]~0.IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode28w[3]~0.IN0
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst8|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst6|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst5|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst4|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst3|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst2|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1
TAG_HIT/MISS <= lpm_compare3:inst4.aeb
TAG_IN[0] => lpm_compare3:inst4.dataa[0]
TAG_IN[0] => lpm_dff3:inst32.data[0]
TAG_IN[1] => lpm_compare3:inst4.dataa[1]
TAG_IN[1] => lpm_dff3:inst32.data[1]
TAG_IN[2] => lpm_compare3:inst4.dataa[2]
TAG_IN[2] => lpm_dff3:inst32.data[2]
TAG_IN[3] => lpm_compare3:inst4.dataa[3]
TAG_IN[3] => lpm_dff3:inst32.data[3]
TAG_IN[4] => lpm_compare3:inst4.dataa[4]
TAG_IN[4] => lpm_dff3:inst32.data[4]
TAG_IN[5] => lpm_compare3:inst4.dataa[5]
TAG_IN[5] => lpm_dff3:inst32.data[5]
CLK => lpm_dff3:inst32.clock
CLK => inst18.CLK
CLK => lpm_dff2:inst.clock
CLK => lpm_dff2:inst12.clock
CLK => lpm_dff2:inst13.clock
CLK => lpm_dff2:inst15.clock
CLK => lpm_dff2:inst16.clock
CLK => lpm_dff2:inst19.clock
CLK => lpm_dff2:inst20.clock
CLK => lpm_dff2:inst1.clock
CLK => lpm_dff2:inst2.clock
CLK => lpm_dff2:inst3.clock
CLK => lpm_dff2:inst5.clock
CLK => lpm_dff2:inst6.clock
CLK => lpm_dff2:inst7.clock
CLK => lpm_dff2:inst8.clock
CLK => lpm_dff2:inst10.clock
CLK => lpm_dff2:inst11.clock
Write => lpm_decode2:inst9.enable
Write => inst14.IN1
OFFSET[0] => lpm_decode2:inst9.data[0]
OFFSET[0] => lpm_mux5:inst28.sel[0]
OFFSET[1] => lpm_decode2:inst9.data[1]
OFFSET[1] => lpm_mux5:inst28.sel[1]
OFFSET[2] => lpm_decode2:inst9.data[2]
OFFSET[2] => lpm_mux5:inst28.sel[2]
OFFSET[3] => lpm_decode2:inst9.data[3]
OFFSET[3] => lpm_mux5:inst28.sel[3]
Flag_Valide <= inst18.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[0] <= lpm_mux5:inst28.result[0]
DATA_OUT[1] <= lpm_mux5:inst28.result[1]
DATA_OUT[2] <= lpm_mux5:inst28.result[2]
DATA_OUT[3] <= lpm_mux5:inst28.result[3]
DATA_OUT[4] <= lpm_mux5:inst28.result[4]
DATA_OUT[5] <= lpm_mux5:inst28.result[5]
DATA_OUT[6] <= lpm_mux5:inst28.result[6]
DATA_OUT[7] <= lpm_mux5:inst28.result[7]
DATA_OUT[8] <= lpm_mux5:inst28.result[8]
DATA_OUT[9] <= lpm_mux5:inst28.result[9]
DATA_OUT[10] <= lpm_mux5:inst28.result[10]
DATA_IN[0] => lpm_dff2:inst.data[0]
DATA_IN[0] => lpm_dff2:inst12.data[0]
DATA_IN[0] => lpm_dff2:inst13.data[0]
DATA_IN[0] => lpm_dff2:inst15.data[0]
DATA_IN[0] => lpm_dff2:inst16.data[0]
DATA_IN[0] => lpm_dff2:inst19.data[0]
DATA_IN[0] => lpm_dff2:inst20.data[0]
DATA_IN[0] => lpm_dff2:inst1.data[0]
DATA_IN[0] => lpm_dff2:inst2.data[0]
DATA_IN[0] => lpm_dff2:inst3.data[0]
DATA_IN[0] => lpm_dff2:inst5.data[0]
DATA_IN[0] => lpm_dff2:inst6.data[0]
DATA_IN[0] => lpm_dff2:inst7.data[0]
DATA_IN[0] => lpm_dff2:inst8.data[0]
DATA_IN[0] => lpm_dff2:inst10.data[0]
DATA_IN[0] => lpm_dff2:inst11.data[0]
DATA_IN[1] => lpm_dff2:inst.data[1]
DATA_IN[1] => lpm_dff2:inst12.data[1]
DATA_IN[1] => lpm_dff2:inst13.data[1]
DATA_IN[1] => lpm_dff2:inst15.data[1]
DATA_IN[1] => lpm_dff2:inst16.data[1]
DATA_IN[1] => lpm_dff2:inst19.data[1]
DATA_IN[1] => lpm_dff2:inst20.data[1]
DATA_IN[1] => lpm_dff2:inst1.data[1]
DATA_IN[1] => lpm_dff2:inst2.data[1]
DATA_IN[1] => lpm_dff2:inst3.data[1]
DATA_IN[1] => lpm_dff2:inst5.data[1]
DATA_IN[1] => lpm_dff2:inst6.data[1]
DATA_IN[1] => lpm_dff2:inst7.data[1]
DATA_IN[1] => lpm_dff2:inst8.data[1]
DATA_IN[1] => lpm_dff2:inst10.data[1]
DATA_IN[1] => lpm_dff2:inst11.data[1]
DATA_IN[2] => lpm_dff2:inst.data[2]
DATA_IN[2] => lpm_dff2:inst12.data[2]
DATA_IN[2] => lpm_dff2:inst13.data[2]
DATA_IN[2] => lpm_dff2:inst15.data[2]
DATA_IN[2] => lpm_dff2:inst16.data[2]
DATA_IN[2] => lpm_dff2:inst19.data[2]
DATA_IN[2] => lpm_dff2:inst20.data[2]
DATA_IN[2] => lpm_dff2:inst1.data[2]
DATA_IN[2] => lpm_dff2:inst2.data[2]
DATA_IN[2] => lpm_dff2:inst3.data[2]
DATA_IN[2] => lpm_dff2:inst5.data[2]
DATA_IN[2] => lpm_dff2:inst6.data[2]
DATA_IN[2] => lpm_dff2:inst7.data[2]
DATA_IN[2] => lpm_dff2:inst8.data[2]
DATA_IN[2] => lpm_dff2:inst10.data[2]
DATA_IN[2] => lpm_dff2:inst11.data[2]
DATA_IN[3] => lpm_dff2:inst.data[3]
DATA_IN[3] => lpm_dff2:inst12.data[3]
DATA_IN[3] => lpm_dff2:inst13.data[3]
DATA_IN[3] => lpm_dff2:inst15.data[3]
DATA_IN[3] => lpm_dff2:inst16.data[3]
DATA_IN[3] => lpm_dff2:inst19.data[3]
DATA_IN[3] => lpm_dff2:inst20.data[3]
DATA_IN[3] => lpm_dff2:inst1.data[3]
DATA_IN[3] => lpm_dff2:inst2.data[3]
DATA_IN[3] => lpm_dff2:inst3.data[3]
DATA_IN[3] => lpm_dff2:inst5.data[3]
DATA_IN[3] => lpm_dff2:inst6.data[3]
DATA_IN[3] => lpm_dff2:inst7.data[3]
DATA_IN[3] => lpm_dff2:inst8.data[3]
DATA_IN[3] => lpm_dff2:inst10.data[3]
DATA_IN[3] => lpm_dff2:inst11.data[3]
DATA_IN[4] => lpm_dff2:inst.data[4]
DATA_IN[4] => lpm_dff2:inst12.data[4]
DATA_IN[4] => lpm_dff2:inst13.data[4]
DATA_IN[4] => lpm_dff2:inst15.data[4]
DATA_IN[4] => lpm_dff2:inst16.data[4]
DATA_IN[4] => lpm_dff2:inst19.data[4]
DATA_IN[4] => lpm_dff2:inst20.data[4]
DATA_IN[4] => lpm_dff2:inst1.data[4]
DATA_IN[4] => lpm_dff2:inst2.data[4]
DATA_IN[4] => lpm_dff2:inst3.data[4]
DATA_IN[4] => lpm_dff2:inst5.data[4]
DATA_IN[4] => lpm_dff2:inst6.data[4]
DATA_IN[4] => lpm_dff2:inst7.data[4]
DATA_IN[4] => lpm_dff2:inst8.data[4]
DATA_IN[4] => lpm_dff2:inst10.data[4]
DATA_IN[4] => lpm_dff2:inst11.data[4]
DATA_IN[5] => lpm_dff2:inst.data[5]
DATA_IN[5] => lpm_dff2:inst12.data[5]
DATA_IN[5] => lpm_dff2:inst13.data[5]
DATA_IN[5] => lpm_dff2:inst15.data[5]
DATA_IN[5] => lpm_dff2:inst16.data[5]
DATA_IN[5] => lpm_dff2:inst19.data[5]
DATA_IN[5] => lpm_dff2:inst20.data[5]
DATA_IN[5] => lpm_dff2:inst1.data[5]
DATA_IN[5] => lpm_dff2:inst2.data[5]
DATA_IN[5] => lpm_dff2:inst3.data[5]
DATA_IN[5] => lpm_dff2:inst5.data[5]
DATA_IN[5] => lpm_dff2:inst6.data[5]
DATA_IN[5] => lpm_dff2:inst7.data[5]
DATA_IN[5] => lpm_dff2:inst8.data[5]
DATA_IN[5] => lpm_dff2:inst10.data[5]
DATA_IN[5] => lpm_dff2:inst11.data[5]
DATA_IN[6] => lpm_dff2:inst.data[6]
DATA_IN[6] => lpm_dff2:inst12.data[6]
DATA_IN[6] => lpm_dff2:inst13.data[6]
DATA_IN[6] => lpm_dff2:inst15.data[6]
DATA_IN[6] => lpm_dff2:inst16.data[6]
DATA_IN[6] => lpm_dff2:inst19.data[6]
DATA_IN[6] => lpm_dff2:inst20.data[6]
DATA_IN[6] => lpm_dff2:inst1.data[6]
DATA_IN[6] => lpm_dff2:inst2.data[6]
DATA_IN[6] => lpm_dff2:inst3.data[6]
DATA_IN[6] => lpm_dff2:inst5.data[6]
DATA_IN[6] => lpm_dff2:inst6.data[6]
DATA_IN[6] => lpm_dff2:inst7.data[6]
DATA_IN[6] => lpm_dff2:inst8.data[6]
DATA_IN[6] => lpm_dff2:inst10.data[6]
DATA_IN[6] => lpm_dff2:inst11.data[6]
DATA_IN[7] => lpm_dff2:inst.data[7]
DATA_IN[7] => lpm_dff2:inst12.data[7]
DATA_IN[7] => lpm_dff2:inst13.data[7]
DATA_IN[7] => lpm_dff2:inst15.data[7]
DATA_IN[7] => lpm_dff2:inst16.data[7]
DATA_IN[7] => lpm_dff2:inst19.data[7]
DATA_IN[7] => lpm_dff2:inst20.data[7]
DATA_IN[7] => lpm_dff2:inst1.data[7]
DATA_IN[7] => lpm_dff2:inst2.data[7]
DATA_IN[7] => lpm_dff2:inst3.data[7]
DATA_IN[7] => lpm_dff2:inst5.data[7]
DATA_IN[7] => lpm_dff2:inst6.data[7]
DATA_IN[7] => lpm_dff2:inst7.data[7]
DATA_IN[7] => lpm_dff2:inst8.data[7]
DATA_IN[7] => lpm_dff2:inst10.data[7]
DATA_IN[7] => lpm_dff2:inst11.data[7]
DATA_IN[8] => lpm_dff2:inst.data[8]
DATA_IN[8] => lpm_dff2:inst12.data[8]
DATA_IN[8] => lpm_dff2:inst13.data[8]
DATA_IN[8] => lpm_dff2:inst15.data[8]
DATA_IN[8] => lpm_dff2:inst16.data[8]
DATA_IN[8] => lpm_dff2:inst19.data[8]
DATA_IN[8] => lpm_dff2:inst20.data[8]
DATA_IN[8] => lpm_dff2:inst1.data[8]
DATA_IN[8] => lpm_dff2:inst2.data[8]
DATA_IN[8] => lpm_dff2:inst3.data[8]
DATA_IN[8] => lpm_dff2:inst5.data[8]
DATA_IN[8] => lpm_dff2:inst6.data[8]
DATA_IN[8] => lpm_dff2:inst7.data[8]
DATA_IN[8] => lpm_dff2:inst8.data[8]
DATA_IN[8] => lpm_dff2:inst10.data[8]
DATA_IN[8] => lpm_dff2:inst11.data[8]
DATA_IN[9] => lpm_dff2:inst.data[9]
DATA_IN[9] => lpm_dff2:inst12.data[9]
DATA_IN[9] => lpm_dff2:inst13.data[9]
DATA_IN[9] => lpm_dff2:inst15.data[9]
DATA_IN[9] => lpm_dff2:inst16.data[9]
DATA_IN[9] => lpm_dff2:inst19.data[9]
DATA_IN[9] => lpm_dff2:inst20.data[9]
DATA_IN[9] => lpm_dff2:inst1.data[9]
DATA_IN[9] => lpm_dff2:inst2.data[9]
DATA_IN[9] => lpm_dff2:inst3.data[9]
DATA_IN[9] => lpm_dff2:inst5.data[9]
DATA_IN[9] => lpm_dff2:inst6.data[9]
DATA_IN[9] => lpm_dff2:inst7.data[9]
DATA_IN[9] => lpm_dff2:inst8.data[9]
DATA_IN[9] => lpm_dff2:inst10.data[9]
DATA_IN[9] => lpm_dff2:inst11.data[9]
DATA_IN[10] => lpm_dff2:inst.data[10]
DATA_IN[10] => lpm_dff2:inst12.data[10]
DATA_IN[10] => lpm_dff2:inst13.data[10]
DATA_IN[10] => lpm_dff2:inst15.data[10]
DATA_IN[10] => lpm_dff2:inst16.data[10]
DATA_IN[10] => lpm_dff2:inst19.data[10]
DATA_IN[10] => lpm_dff2:inst20.data[10]
DATA_IN[10] => lpm_dff2:inst1.data[10]
DATA_IN[10] => lpm_dff2:inst2.data[10]
DATA_IN[10] => lpm_dff2:inst3.data[10]
DATA_IN[10] => lpm_dff2:inst5.data[10]
DATA_IN[10] => lpm_dff2:inst6.data[10]
DATA_IN[10] => lpm_dff2:inst7.data[10]
DATA_IN[10] => lpm_dff2:inst8.data[10]
DATA_IN[10] => lpm_dff2:inst10.data[10]
DATA_IN[10] => lpm_dff2:inst11.data[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_compare3:inst4
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
AeB <= lpm_compare:lpm_compare_component.AeB


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component
dataa[0] => cmpr_dig:auto_generated.dataa[0]
dataa[1] => cmpr_dig:auto_generated.dataa[1]
dataa[2] => cmpr_dig:auto_generated.dataa[2]
dataa[3] => cmpr_dig:auto_generated.dataa[3]
dataa[4] => cmpr_dig:auto_generated.dataa[4]
dataa[5] => cmpr_dig:auto_generated.dataa[5]
datab[0] => cmpr_dig:auto_generated.datab[0]
datab[1] => cmpr_dig:auto_generated.datab[1]
datab[2] => cmpr_dig:auto_generated.datab[2]
datab[3] => cmpr_dig:auto_generated.datab[3]
datab[4] => cmpr_dig:auto_generated.datab[4]
datab[5] => cmpr_dig:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_dig:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~4.IN0
dataa[1] => data_wire[0]~5.IN0
dataa[2] => data_wire[1]~2.IN0
dataa[3] => data_wire[1]~3.IN0
dataa[4] => data_wire[2]~0.IN0
dataa[5] => data_wire[2]~1.IN0
datab[0] => data_wire[0]~4.IN1
datab[1] => data_wire[0]~5.IN1
datab[2] => data_wire[1]~2.IN1
datab[3] => data_wire[1]~3.IN1
datab[4] => data_wire[2]~0.IN1
datab[5] => data_wire[2]~1.IN1


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff3:inst32
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff3:inst32|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_decode2:inst9
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_decode2:inst9|lpm_decode:lpm_decode_component
data[0] => decode_ltf:auto_generated.data[0]
data[1] => decode_ltf:auto_generated.data[1]
data[2] => decode_ltf:auto_generated.data[2]
data[3] => decode_ltf:auto_generated.data[3]
enable => decode_ltf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ltf:auto_generated.eq[0]
eq[1] <= decode_ltf:auto_generated.eq[1]
eq[2] <= decode_ltf:auto_generated.eq[2]
eq[3] <= decode_ltf:auto_generated.eq[3]
eq[4] <= decode_ltf:auto_generated.eq[4]
eq[5] <= decode_ltf:auto_generated.eq[5]
eq[6] <= decode_ltf:auto_generated.eq[6]
eq[7] <= decode_ltf:auto_generated.eq[7]
eq[8] <= decode_ltf:auto_generated.eq[8]
eq[9] <= decode_ltf:auto_generated.eq[9]
eq[10] <= decode_ltf:auto_generated.eq[10]
eq[11] <= decode_ltf:auto_generated.eq[11]
eq[12] <= decode_ltf:auto_generated.eq[12]
eq[13] <= decode_ltf:auto_generated.eq[13]
eq[14] <= decode_ltf:auto_generated.eq[14]
eq[15] <= decode_ltf:auto_generated.eq[15]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated
data[0] => w_anode108w[1]~2.IN0
data[0] => w_anode119w[1].IN1
data[0] => w_anode129w[1]~1.IN0
data[0] => w_anode12w[1]~2.IN0
data[0] => w_anode139w[1].IN1
data[0] => w_anode149w[1]~1.IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1]~0.IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode29w[1].IN1
data[0] => w_anode39w[1]~1.IN0
data[0] => w_anode49w[1].IN1
data[0] => w_anode59w[1]~1.IN0
data[0] => w_anode69w[1].IN1
data[0] => w_anode79w[1]~0.IN0
data[0] => w_anode89w[1].IN1
data[1] => w_anode108w[2]~1.IN0
data[1] => w_anode119w[2]~1.IN0
data[1] => w_anode129w[2].IN1
data[1] => w_anode12w[2]~1.IN0
data[1] => w_anode139w[2].IN1
data[1] => w_anode149w[2]~0.IN0
data[1] => w_anode159w[2]~0.IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode29w[2]~1.IN0
data[1] => w_anode39w[2].IN1
data[1] => w_anode49w[2].IN1
data[1] => w_anode59w[2]~0.IN0
data[1] => w_anode69w[2]~0.IN0
data[1] => w_anode79w[2].IN1
data[1] => w_anode89w[2].IN1
data[2] => w_anode108w[3]~0.IN0
data[2] => w_anode119w[3]~0.IN0
data[2] => w_anode129w[3]~0.IN0
data[2] => w_anode12w[3]~0.IN0
data[2] => w_anode139w[3]~0.IN0
data[2] => w_anode149w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode169w[3].IN1
data[2] => w_anode179w[3].IN1
data[2] => w_anode29w[3]~0.IN0
data[2] => w_anode39w[3]~0.IN0
data[2] => w_anode49w[3]~0.IN0
data[2] => w_anode59w[3].IN1
data[2] => w_anode69w[3].IN1
data[2] => w_anode79w[3].IN1
data[2] => w_anode89w[3].IN1
data[3] => w_anode101w[1].IN1
data[3] => w_anode3w[1]~0.IN0
enable => w_anode101w[1].IN0
enable => w_anode3w[1].IN0
eq[0] <= w_anode12w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode29w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode39w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode49w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode59w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode69w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode79w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode89w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode108w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode119w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode129w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode139w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode149w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_mux5:inst28
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data10x[0] => LPM_MUX:lpm_mux_component.DATA[10][0]
data10x[1] => LPM_MUX:lpm_mux_component.DATA[10][1]
data10x[2] => LPM_MUX:lpm_mux_component.DATA[10][2]
data10x[3] => LPM_MUX:lpm_mux_component.DATA[10][3]
data10x[4] => LPM_MUX:lpm_mux_component.DATA[10][4]
data10x[5] => LPM_MUX:lpm_mux_component.DATA[10][5]
data10x[6] => LPM_MUX:lpm_mux_component.DATA[10][6]
data10x[7] => LPM_MUX:lpm_mux_component.DATA[10][7]
data10x[8] => LPM_MUX:lpm_mux_component.DATA[10][8]
data10x[9] => LPM_MUX:lpm_mux_component.DATA[10][9]
data10x[10] => LPM_MUX:lpm_mux_component.DATA[10][10]
data11x[0] => LPM_MUX:lpm_mux_component.DATA[11][0]
data11x[1] => LPM_MUX:lpm_mux_component.DATA[11][1]
data11x[2] => LPM_MUX:lpm_mux_component.DATA[11][2]
data11x[3] => LPM_MUX:lpm_mux_component.DATA[11][3]
data11x[4] => LPM_MUX:lpm_mux_component.DATA[11][4]
data11x[5] => LPM_MUX:lpm_mux_component.DATA[11][5]
data11x[6] => LPM_MUX:lpm_mux_component.DATA[11][6]
data11x[7] => LPM_MUX:lpm_mux_component.DATA[11][7]
data11x[8] => LPM_MUX:lpm_mux_component.DATA[11][8]
data11x[9] => LPM_MUX:lpm_mux_component.DATA[11][9]
data11x[10] => LPM_MUX:lpm_mux_component.DATA[11][10]
data12x[0] => LPM_MUX:lpm_mux_component.DATA[12][0]
data12x[1] => LPM_MUX:lpm_mux_component.DATA[12][1]
data12x[2] => LPM_MUX:lpm_mux_component.DATA[12][2]
data12x[3] => LPM_MUX:lpm_mux_component.DATA[12][3]
data12x[4] => LPM_MUX:lpm_mux_component.DATA[12][4]
data12x[5] => LPM_MUX:lpm_mux_component.DATA[12][5]
data12x[6] => LPM_MUX:lpm_mux_component.DATA[12][6]
data12x[7] => LPM_MUX:lpm_mux_component.DATA[12][7]
data12x[8] => LPM_MUX:lpm_mux_component.DATA[12][8]
data12x[9] => LPM_MUX:lpm_mux_component.DATA[12][9]
data12x[10] => LPM_MUX:lpm_mux_component.DATA[12][10]
data13x[0] => LPM_MUX:lpm_mux_component.DATA[13][0]
data13x[1] => LPM_MUX:lpm_mux_component.DATA[13][1]
data13x[2] => LPM_MUX:lpm_mux_component.DATA[13][2]
data13x[3] => LPM_MUX:lpm_mux_component.DATA[13][3]
data13x[4] => LPM_MUX:lpm_mux_component.DATA[13][4]
data13x[5] => LPM_MUX:lpm_mux_component.DATA[13][5]
data13x[6] => LPM_MUX:lpm_mux_component.DATA[13][6]
data13x[7] => LPM_MUX:lpm_mux_component.DATA[13][7]
data13x[8] => LPM_MUX:lpm_mux_component.DATA[13][8]
data13x[9] => LPM_MUX:lpm_mux_component.DATA[13][9]
data13x[10] => LPM_MUX:lpm_mux_component.DATA[13][10]
data14x[0] => LPM_MUX:lpm_mux_component.DATA[14][0]
data14x[1] => LPM_MUX:lpm_mux_component.DATA[14][1]
data14x[2] => LPM_MUX:lpm_mux_component.DATA[14][2]
data14x[3] => LPM_MUX:lpm_mux_component.DATA[14][3]
data14x[4] => LPM_MUX:lpm_mux_component.DATA[14][4]
data14x[5] => LPM_MUX:lpm_mux_component.DATA[14][5]
data14x[6] => LPM_MUX:lpm_mux_component.DATA[14][6]
data14x[7] => LPM_MUX:lpm_mux_component.DATA[14][7]
data14x[8] => LPM_MUX:lpm_mux_component.DATA[14][8]
data14x[9] => LPM_MUX:lpm_mux_component.DATA[14][9]
data14x[10] => LPM_MUX:lpm_mux_component.DATA[14][10]
data15x[0] => LPM_MUX:lpm_mux_component.DATA[15][0]
data15x[1] => LPM_MUX:lpm_mux_component.DATA[15][1]
data15x[2] => LPM_MUX:lpm_mux_component.DATA[15][2]
data15x[3] => LPM_MUX:lpm_mux_component.DATA[15][3]
data15x[4] => LPM_MUX:lpm_mux_component.DATA[15][4]
data15x[5] => LPM_MUX:lpm_mux_component.DATA[15][5]
data15x[6] => LPM_MUX:lpm_mux_component.DATA[15][6]
data15x[7] => LPM_MUX:lpm_mux_component.DATA[15][7]
data15x[8] => LPM_MUX:lpm_mux_component.DATA[15][8]
data15x[9] => LPM_MUX:lpm_mux_component.DATA[15][9]
data15x[10] => LPM_MUX:lpm_mux_component.DATA[15][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data8x[0] => LPM_MUX:lpm_mux_component.DATA[8][0]
data8x[1] => LPM_MUX:lpm_mux_component.DATA[8][1]
data8x[2] => LPM_MUX:lpm_mux_component.DATA[8][2]
data8x[3] => LPM_MUX:lpm_mux_component.DATA[8][3]
data8x[4] => LPM_MUX:lpm_mux_component.DATA[8][4]
data8x[5] => LPM_MUX:lpm_mux_component.DATA[8][5]
data8x[6] => LPM_MUX:lpm_mux_component.DATA[8][6]
data8x[7] => LPM_MUX:lpm_mux_component.DATA[8][7]
data8x[8] => LPM_MUX:lpm_mux_component.DATA[8][8]
data8x[9] => LPM_MUX:lpm_mux_component.DATA[8][9]
data8x[10] => LPM_MUX:lpm_mux_component.DATA[8][10]
data9x[0] => LPM_MUX:lpm_mux_component.DATA[9][0]
data9x[1] => LPM_MUX:lpm_mux_component.DATA[9][1]
data9x[2] => LPM_MUX:lpm_mux_component.DATA[9][2]
data9x[3] => LPM_MUX:lpm_mux_component.DATA[9][3]
data9x[4] => LPM_MUX:lpm_mux_component.DATA[9][4]
data9x[5] => LPM_MUX:lpm_mux_component.DATA[9][5]
data9x[6] => LPM_MUX:lpm_mux_component.DATA[9][6]
data9x[7] => LPM_MUX:lpm_mux_component.DATA[9][7]
data9x[8] => LPM_MUX:lpm_mux_component.DATA[9][8]
data9x[9] => LPM_MUX:lpm_mux_component.DATA[9][9]
data9x[10] => LPM_MUX:lpm_mux_component.DATA[9][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
sel[3] => LPM_MUX:lpm_mux_component.SEL[3]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_mux5:inst28|lpm_mux:lpm_mux_component
data[0][0] => mux_b7e:auto_generated.data[0]
data[0][1] => mux_b7e:auto_generated.data[1]
data[0][2] => mux_b7e:auto_generated.data[2]
data[0][3] => mux_b7e:auto_generated.data[3]
data[0][4] => mux_b7e:auto_generated.data[4]
data[0][5] => mux_b7e:auto_generated.data[5]
data[0][6] => mux_b7e:auto_generated.data[6]
data[0][7] => mux_b7e:auto_generated.data[7]
data[0][8] => mux_b7e:auto_generated.data[8]
data[0][9] => mux_b7e:auto_generated.data[9]
data[0][10] => mux_b7e:auto_generated.data[10]
data[1][0] => mux_b7e:auto_generated.data[11]
data[1][1] => mux_b7e:auto_generated.data[12]
data[1][2] => mux_b7e:auto_generated.data[13]
data[1][3] => mux_b7e:auto_generated.data[14]
data[1][4] => mux_b7e:auto_generated.data[15]
data[1][5] => mux_b7e:auto_generated.data[16]
data[1][6] => mux_b7e:auto_generated.data[17]
data[1][7] => mux_b7e:auto_generated.data[18]
data[1][8] => mux_b7e:auto_generated.data[19]
data[1][9] => mux_b7e:auto_generated.data[20]
data[1][10] => mux_b7e:auto_generated.data[21]
data[2][0] => mux_b7e:auto_generated.data[22]
data[2][1] => mux_b7e:auto_generated.data[23]
data[2][2] => mux_b7e:auto_generated.data[24]
data[2][3] => mux_b7e:auto_generated.data[25]
data[2][4] => mux_b7e:auto_generated.data[26]
data[2][5] => mux_b7e:auto_generated.data[27]
data[2][6] => mux_b7e:auto_generated.data[28]
data[2][7] => mux_b7e:auto_generated.data[29]
data[2][8] => mux_b7e:auto_generated.data[30]
data[2][9] => mux_b7e:auto_generated.data[31]
data[2][10] => mux_b7e:auto_generated.data[32]
data[3][0] => mux_b7e:auto_generated.data[33]
data[3][1] => mux_b7e:auto_generated.data[34]
data[3][2] => mux_b7e:auto_generated.data[35]
data[3][3] => mux_b7e:auto_generated.data[36]
data[3][4] => mux_b7e:auto_generated.data[37]
data[3][5] => mux_b7e:auto_generated.data[38]
data[3][6] => mux_b7e:auto_generated.data[39]
data[3][7] => mux_b7e:auto_generated.data[40]
data[3][8] => mux_b7e:auto_generated.data[41]
data[3][9] => mux_b7e:auto_generated.data[42]
data[3][10] => mux_b7e:auto_generated.data[43]
data[4][0] => mux_b7e:auto_generated.data[44]
data[4][1] => mux_b7e:auto_generated.data[45]
data[4][2] => mux_b7e:auto_generated.data[46]
data[4][3] => mux_b7e:auto_generated.data[47]
data[4][4] => mux_b7e:auto_generated.data[48]
data[4][5] => mux_b7e:auto_generated.data[49]
data[4][6] => mux_b7e:auto_generated.data[50]
data[4][7] => mux_b7e:auto_generated.data[51]
data[4][8] => mux_b7e:auto_generated.data[52]
data[4][9] => mux_b7e:auto_generated.data[53]
data[4][10] => mux_b7e:auto_generated.data[54]
data[5][0] => mux_b7e:auto_generated.data[55]
data[5][1] => mux_b7e:auto_generated.data[56]
data[5][2] => mux_b7e:auto_generated.data[57]
data[5][3] => mux_b7e:auto_generated.data[58]
data[5][4] => mux_b7e:auto_generated.data[59]
data[5][5] => mux_b7e:auto_generated.data[60]
data[5][6] => mux_b7e:auto_generated.data[61]
data[5][7] => mux_b7e:auto_generated.data[62]
data[5][8] => mux_b7e:auto_generated.data[63]
data[5][9] => mux_b7e:auto_generated.data[64]
data[5][10] => mux_b7e:auto_generated.data[65]
data[6][0] => mux_b7e:auto_generated.data[66]
data[6][1] => mux_b7e:auto_generated.data[67]
data[6][2] => mux_b7e:auto_generated.data[68]
data[6][3] => mux_b7e:auto_generated.data[69]
data[6][4] => mux_b7e:auto_generated.data[70]
data[6][5] => mux_b7e:auto_generated.data[71]
data[6][6] => mux_b7e:auto_generated.data[72]
data[6][7] => mux_b7e:auto_generated.data[73]
data[6][8] => mux_b7e:auto_generated.data[74]
data[6][9] => mux_b7e:auto_generated.data[75]
data[6][10] => mux_b7e:auto_generated.data[76]
data[7][0] => mux_b7e:auto_generated.data[77]
data[7][1] => mux_b7e:auto_generated.data[78]
data[7][2] => mux_b7e:auto_generated.data[79]
data[7][3] => mux_b7e:auto_generated.data[80]
data[7][4] => mux_b7e:auto_generated.data[81]
data[7][5] => mux_b7e:auto_generated.data[82]
data[7][6] => mux_b7e:auto_generated.data[83]
data[7][7] => mux_b7e:auto_generated.data[84]
data[7][8] => mux_b7e:auto_generated.data[85]
data[7][9] => mux_b7e:auto_generated.data[86]
data[7][10] => mux_b7e:auto_generated.data[87]
data[8][0] => mux_b7e:auto_generated.data[88]
data[8][1] => mux_b7e:auto_generated.data[89]
data[8][2] => mux_b7e:auto_generated.data[90]
data[8][3] => mux_b7e:auto_generated.data[91]
data[8][4] => mux_b7e:auto_generated.data[92]
data[8][5] => mux_b7e:auto_generated.data[93]
data[8][6] => mux_b7e:auto_generated.data[94]
data[8][7] => mux_b7e:auto_generated.data[95]
data[8][8] => mux_b7e:auto_generated.data[96]
data[8][9] => mux_b7e:auto_generated.data[97]
data[8][10] => mux_b7e:auto_generated.data[98]
data[9][0] => mux_b7e:auto_generated.data[99]
data[9][1] => mux_b7e:auto_generated.data[100]
data[9][2] => mux_b7e:auto_generated.data[101]
data[9][3] => mux_b7e:auto_generated.data[102]
data[9][4] => mux_b7e:auto_generated.data[103]
data[9][5] => mux_b7e:auto_generated.data[104]
data[9][6] => mux_b7e:auto_generated.data[105]
data[9][7] => mux_b7e:auto_generated.data[106]
data[9][8] => mux_b7e:auto_generated.data[107]
data[9][9] => mux_b7e:auto_generated.data[108]
data[9][10] => mux_b7e:auto_generated.data[109]
data[10][0] => mux_b7e:auto_generated.data[110]
data[10][1] => mux_b7e:auto_generated.data[111]
data[10][2] => mux_b7e:auto_generated.data[112]
data[10][3] => mux_b7e:auto_generated.data[113]
data[10][4] => mux_b7e:auto_generated.data[114]
data[10][5] => mux_b7e:auto_generated.data[115]
data[10][6] => mux_b7e:auto_generated.data[116]
data[10][7] => mux_b7e:auto_generated.data[117]
data[10][8] => mux_b7e:auto_generated.data[118]
data[10][9] => mux_b7e:auto_generated.data[119]
data[10][10] => mux_b7e:auto_generated.data[120]
data[11][0] => mux_b7e:auto_generated.data[121]
data[11][1] => mux_b7e:auto_generated.data[122]
data[11][2] => mux_b7e:auto_generated.data[123]
data[11][3] => mux_b7e:auto_generated.data[124]
data[11][4] => mux_b7e:auto_generated.data[125]
data[11][5] => mux_b7e:auto_generated.data[126]
data[11][6] => mux_b7e:auto_generated.data[127]
data[11][7] => mux_b7e:auto_generated.data[128]
data[11][8] => mux_b7e:auto_generated.data[129]
data[11][9] => mux_b7e:auto_generated.data[130]
data[11][10] => mux_b7e:auto_generated.data[131]
data[12][0] => mux_b7e:auto_generated.data[132]
data[12][1] => mux_b7e:auto_generated.data[133]
data[12][2] => mux_b7e:auto_generated.data[134]
data[12][3] => mux_b7e:auto_generated.data[135]
data[12][4] => mux_b7e:auto_generated.data[136]
data[12][5] => mux_b7e:auto_generated.data[137]
data[12][6] => mux_b7e:auto_generated.data[138]
data[12][7] => mux_b7e:auto_generated.data[139]
data[12][8] => mux_b7e:auto_generated.data[140]
data[12][9] => mux_b7e:auto_generated.data[141]
data[12][10] => mux_b7e:auto_generated.data[142]
data[13][0] => mux_b7e:auto_generated.data[143]
data[13][1] => mux_b7e:auto_generated.data[144]
data[13][2] => mux_b7e:auto_generated.data[145]
data[13][3] => mux_b7e:auto_generated.data[146]
data[13][4] => mux_b7e:auto_generated.data[147]
data[13][5] => mux_b7e:auto_generated.data[148]
data[13][6] => mux_b7e:auto_generated.data[149]
data[13][7] => mux_b7e:auto_generated.data[150]
data[13][8] => mux_b7e:auto_generated.data[151]
data[13][9] => mux_b7e:auto_generated.data[152]
data[13][10] => mux_b7e:auto_generated.data[153]
data[14][0] => mux_b7e:auto_generated.data[154]
data[14][1] => mux_b7e:auto_generated.data[155]
data[14][2] => mux_b7e:auto_generated.data[156]
data[14][3] => mux_b7e:auto_generated.data[157]
data[14][4] => mux_b7e:auto_generated.data[158]
data[14][5] => mux_b7e:auto_generated.data[159]
data[14][6] => mux_b7e:auto_generated.data[160]
data[14][7] => mux_b7e:auto_generated.data[161]
data[14][8] => mux_b7e:auto_generated.data[162]
data[14][9] => mux_b7e:auto_generated.data[163]
data[14][10] => mux_b7e:auto_generated.data[164]
data[15][0] => mux_b7e:auto_generated.data[165]
data[15][1] => mux_b7e:auto_generated.data[166]
data[15][2] => mux_b7e:auto_generated.data[167]
data[15][3] => mux_b7e:auto_generated.data[168]
data[15][4] => mux_b7e:auto_generated.data[169]
data[15][5] => mux_b7e:auto_generated.data[170]
data[15][6] => mux_b7e:auto_generated.data[171]
data[15][7] => mux_b7e:auto_generated.data[172]
data[15][8] => mux_b7e:auto_generated.data[173]
data[15][9] => mux_b7e:auto_generated.data[174]
data[15][10] => mux_b7e:auto_generated.data[175]
sel[0] => mux_b7e:auto_generated.sel[0]
sel[1] => mux_b7e:auto_generated.sel[1]
sel[2] => mux_b7e:auto_generated.sel[2]
sel[3] => mux_b7e:auto_generated.sel[3]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_b7e:auto_generated.result[0]
result[1] <= mux_b7e:auto_generated.result[1]
result[2] <= mux_b7e:auto_generated.result[2]
result[3] <= mux_b7e:auto_generated.result[3]
result[4] <= mux_b7e:auto_generated.result[4]
result[5] <= mux_b7e:auto_generated.result[5]
result[6] <= mux_b7e:auto_generated.result[6]
result[7] <= mux_b7e:auto_generated.result[7]
result[8] <= mux_b7e:auto_generated.result[8]
result[9] <= mux_b7e:auto_generated.result[9]
result[10] <= mux_b7e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_mux5:inst28|lpm_mux:lpm_mux_component|mux_b7e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
data[88] => l1_w0_n4_mux_dataout~1.IN1
data[89] => l1_w1_n4_mux_dataout~1.IN1
data[90] => l1_w2_n4_mux_dataout~1.IN1
data[91] => l1_w3_n4_mux_dataout~1.IN1
data[92] => l1_w4_n4_mux_dataout~1.IN1
data[93] => l1_w5_n4_mux_dataout~1.IN1
data[94] => l1_w6_n4_mux_dataout~1.IN1
data[95] => l1_w7_n4_mux_dataout~1.IN1
data[96] => l1_w8_n4_mux_dataout~1.IN1
data[97] => l1_w9_n4_mux_dataout~1.IN1
data[98] => l1_w10_n4_mux_dataout~1.IN1
data[99] => l1_w0_n4_mux_dataout~0.IN1
data[100] => l1_w1_n4_mux_dataout~0.IN1
data[101] => l1_w2_n4_mux_dataout~0.IN1
data[102] => l1_w3_n4_mux_dataout~0.IN1
data[103] => l1_w4_n4_mux_dataout~0.IN1
data[104] => l1_w5_n4_mux_dataout~0.IN1
data[105] => l1_w6_n4_mux_dataout~0.IN1
data[106] => l1_w7_n4_mux_dataout~0.IN1
data[107] => l1_w8_n4_mux_dataout~0.IN1
data[108] => l1_w9_n4_mux_dataout~0.IN1
data[109] => l1_w10_n4_mux_dataout~0.IN1
data[110] => l1_w0_n5_mux_dataout~1.IN1
data[111] => l1_w1_n5_mux_dataout~1.IN1
data[112] => l1_w2_n5_mux_dataout~1.IN1
data[113] => l1_w3_n5_mux_dataout~1.IN1
data[114] => l1_w4_n5_mux_dataout~1.IN1
data[115] => l1_w5_n5_mux_dataout~1.IN1
data[116] => l1_w6_n5_mux_dataout~1.IN1
data[117] => l1_w7_n5_mux_dataout~1.IN1
data[118] => l1_w8_n5_mux_dataout~1.IN1
data[119] => l1_w9_n5_mux_dataout~1.IN1
data[120] => l1_w10_n5_mux_dataout~1.IN1
data[121] => l1_w0_n5_mux_dataout~0.IN1
data[122] => l1_w1_n5_mux_dataout~0.IN1
data[123] => l1_w2_n5_mux_dataout~0.IN1
data[124] => l1_w3_n5_mux_dataout~0.IN1
data[125] => l1_w4_n5_mux_dataout~0.IN1
data[126] => l1_w5_n5_mux_dataout~0.IN1
data[127] => l1_w6_n5_mux_dataout~0.IN1
data[128] => l1_w7_n5_mux_dataout~0.IN1
data[129] => l1_w8_n5_mux_dataout~0.IN1
data[130] => l1_w9_n5_mux_dataout~0.IN1
data[131] => l1_w10_n5_mux_dataout~0.IN1
data[132] => l1_w0_n6_mux_dataout~1.IN1
data[133] => l1_w1_n6_mux_dataout~1.IN1
data[134] => l1_w2_n6_mux_dataout~1.IN1
data[135] => l1_w3_n6_mux_dataout~1.IN1
data[136] => l1_w4_n6_mux_dataout~1.IN1
data[137] => l1_w5_n6_mux_dataout~1.IN1
data[138] => l1_w6_n6_mux_dataout~1.IN1
data[139] => l1_w7_n6_mux_dataout~1.IN1
data[140] => l1_w8_n6_mux_dataout~1.IN1
data[141] => l1_w9_n6_mux_dataout~1.IN1
data[142] => l1_w10_n6_mux_dataout~1.IN1
data[143] => l1_w0_n6_mux_dataout~0.IN1
data[144] => l1_w1_n6_mux_dataout~0.IN1
data[145] => l1_w2_n6_mux_dataout~0.IN1
data[146] => l1_w3_n6_mux_dataout~0.IN1
data[147] => l1_w4_n6_mux_dataout~0.IN1
data[148] => l1_w5_n6_mux_dataout~0.IN1
data[149] => l1_w6_n6_mux_dataout~0.IN1
data[150] => l1_w7_n6_mux_dataout~0.IN1
data[151] => l1_w8_n6_mux_dataout~0.IN1
data[152] => l1_w9_n6_mux_dataout~0.IN1
data[153] => l1_w10_n6_mux_dataout~0.IN1
data[154] => l1_w0_n7_mux_dataout~1.IN1
data[155] => l1_w1_n7_mux_dataout~1.IN1
data[156] => l1_w2_n7_mux_dataout~1.IN1
data[157] => l1_w3_n7_mux_dataout~1.IN1
data[158] => l1_w4_n7_mux_dataout~1.IN1
data[159] => l1_w5_n7_mux_dataout~1.IN1
data[160] => l1_w6_n7_mux_dataout~1.IN1
data[161] => l1_w7_n7_mux_dataout~1.IN1
data[162] => l1_w8_n7_mux_dataout~1.IN1
data[163] => l1_w9_n7_mux_dataout~1.IN1
data[164] => l1_w10_n7_mux_dataout~1.IN1
data[165] => l1_w0_n7_mux_dataout~0.IN1
data[166] => l1_w1_n7_mux_dataout~0.IN1
data[167] => l1_w2_n7_mux_dataout~0.IN1
data[168] => l1_w3_n7_mux_dataout~0.IN1
data[169] => l1_w4_n7_mux_dataout~0.IN1
data[170] => l1_w5_n7_mux_dataout~0.IN1
data[171] => l1_w6_n7_mux_dataout~0.IN1
data[172] => l1_w7_n7_mux_dataout~0.IN1
data[173] => l1_w8_n7_mux_dataout~0.IN1
data[174] => l1_w9_n7_mux_dataout~0.IN1
data[175] => l1_w10_n7_mux_dataout~0.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w0_n4_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w0_n5_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w0_n6_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w0_n7_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w10_n4_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w10_n5_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w10_n6_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w10_n7_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w1_n4_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w1_n5_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w1_n6_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w1_n7_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w2_n4_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w2_n5_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w2_n6_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w2_n7_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w3_n4_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w3_n5_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w3_n6_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w3_n7_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[0] => l1_w4_n4_mux_dataout~0.IN0
sel[0] => _~44.IN0
sel[0] => l1_w4_n5_mux_dataout~0.IN0
sel[0] => _~45.IN0
sel[0] => l1_w4_n6_mux_dataout~0.IN0
sel[0] => _~46.IN0
sel[0] => l1_w4_n7_mux_dataout~0.IN0
sel[0] => _~47.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~48.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~49.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~50.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~51.IN0
sel[0] => l1_w5_n4_mux_dataout~0.IN0
sel[0] => _~52.IN0
sel[0] => l1_w5_n5_mux_dataout~0.IN0
sel[0] => _~53.IN0
sel[0] => l1_w5_n6_mux_dataout~0.IN0
sel[0] => _~54.IN0
sel[0] => l1_w5_n7_mux_dataout~0.IN0
sel[0] => _~55.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~56.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~57.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~58.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~59.IN0
sel[0] => l1_w6_n4_mux_dataout~0.IN0
sel[0] => _~60.IN0
sel[0] => l1_w6_n5_mux_dataout~0.IN0
sel[0] => _~61.IN0
sel[0] => l1_w6_n6_mux_dataout~0.IN0
sel[0] => _~62.IN0
sel[0] => l1_w6_n7_mux_dataout~0.IN0
sel[0] => _~63.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~64.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~65.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~66.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~67.IN0
sel[0] => l1_w7_n4_mux_dataout~0.IN0
sel[0] => _~68.IN0
sel[0] => l1_w7_n5_mux_dataout~0.IN0
sel[0] => _~69.IN0
sel[0] => l1_w7_n6_mux_dataout~0.IN0
sel[0] => _~70.IN0
sel[0] => l1_w7_n7_mux_dataout~0.IN0
sel[0] => _~71.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~72.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~73.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~74.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~75.IN0
sel[0] => l1_w8_n4_mux_dataout~0.IN0
sel[0] => _~76.IN0
sel[0] => l1_w8_n5_mux_dataout~0.IN0
sel[0] => _~77.IN0
sel[0] => l1_w8_n6_mux_dataout~0.IN0
sel[0] => _~78.IN0
sel[0] => l1_w8_n7_mux_dataout~0.IN0
sel[0] => _~79.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~80.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~81.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~82.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~83.IN0
sel[0] => l1_w9_n4_mux_dataout~0.IN0
sel[0] => _~84.IN0
sel[0] => l1_w9_n5_mux_dataout~0.IN0
sel[0] => _~85.IN0
sel[0] => l1_w9_n6_mux_dataout~0.IN0
sel[0] => _~86.IN0
sel[0] => l1_w9_n7_mux_dataout~0.IN0
sel[0] => _~87.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~88.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~89.IN0
sel[1] => l2_w0_n2_mux_dataout~0.IN0
sel[1] => _~90.IN0
sel[1] => l2_w0_n3_mux_dataout~0.IN0
sel[1] => _~91.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~92.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~93.IN0
sel[1] => l2_w10_n2_mux_dataout~0.IN0
sel[1] => _~94.IN0
sel[1] => l2_w10_n3_mux_dataout~0.IN0
sel[1] => _~95.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~96.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~97.IN0
sel[1] => l2_w1_n2_mux_dataout~0.IN0
sel[1] => _~98.IN0
sel[1] => l2_w1_n3_mux_dataout~0.IN0
sel[1] => _~99.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~100.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~101.IN0
sel[1] => l2_w2_n2_mux_dataout~0.IN0
sel[1] => _~102.IN0
sel[1] => l2_w2_n3_mux_dataout~0.IN0
sel[1] => _~103.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~104.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~105.IN0
sel[1] => l2_w3_n2_mux_dataout~0.IN0
sel[1] => _~106.IN0
sel[1] => l2_w3_n3_mux_dataout~0.IN0
sel[1] => _~107.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~108.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~109.IN0
sel[1] => l2_w4_n2_mux_dataout~0.IN0
sel[1] => _~110.IN0
sel[1] => l2_w4_n3_mux_dataout~0.IN0
sel[1] => _~111.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~112.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~113.IN0
sel[1] => l2_w5_n2_mux_dataout~0.IN0
sel[1] => _~114.IN0
sel[1] => l2_w5_n3_mux_dataout~0.IN0
sel[1] => _~115.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~116.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~117.IN0
sel[1] => l2_w6_n2_mux_dataout~0.IN0
sel[1] => _~118.IN0
sel[1] => l2_w6_n3_mux_dataout~0.IN0
sel[1] => _~119.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~120.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~121.IN0
sel[1] => l2_w7_n2_mux_dataout~0.IN0
sel[1] => _~122.IN0
sel[1] => l2_w7_n3_mux_dataout~0.IN0
sel[1] => _~123.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~124.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~125.IN0
sel[1] => l2_w8_n2_mux_dataout~0.IN0
sel[1] => _~126.IN0
sel[1] => l2_w8_n3_mux_dataout~0.IN0
sel[1] => _~127.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~128.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~129.IN0
sel[1] => l2_w9_n2_mux_dataout~0.IN0
sel[1] => _~130.IN0
sel[1] => l2_w9_n3_mux_dataout~0.IN0
sel[1] => _~131.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~132.IN0
sel[2] => l3_w0_n1_mux_dataout~0.IN0
sel[2] => _~133.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~134.IN0
sel[2] => l3_w10_n1_mux_dataout~0.IN0
sel[2] => _~135.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~136.IN0
sel[2] => l3_w1_n1_mux_dataout~0.IN0
sel[2] => _~137.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~138.IN0
sel[2] => l3_w2_n1_mux_dataout~0.IN0
sel[2] => _~139.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~140.IN0
sel[2] => l3_w3_n1_mux_dataout~0.IN0
sel[2] => _~141.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~142.IN0
sel[2] => l3_w4_n1_mux_dataout~0.IN0
sel[2] => _~143.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~144.IN0
sel[2] => l3_w5_n1_mux_dataout~0.IN0
sel[2] => _~145.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~146.IN0
sel[2] => l3_w6_n1_mux_dataout~0.IN0
sel[2] => _~147.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~148.IN0
sel[2] => l3_w7_n1_mux_dataout~0.IN0
sel[2] => _~149.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~150.IN0
sel[2] => l3_w8_n1_mux_dataout~0.IN0
sel[2] => _~151.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~152.IN0
sel[2] => l3_w9_n1_mux_dataout~0.IN0
sel[2] => _~153.IN0
sel[3] => l4_w0_n0_mux_dataout~0.IN0
sel[3] => _~154.IN0
sel[3] => l4_w10_n0_mux_dataout~0.IN0
sel[3] => _~155.IN0
sel[3] => l4_w1_n0_mux_dataout~0.IN0
sel[3] => _~156.IN0
sel[3] => l4_w2_n0_mux_dataout~0.IN0
sel[3] => _~157.IN0
sel[3] => l4_w3_n0_mux_dataout~0.IN0
sel[3] => _~158.IN0
sel[3] => l4_w4_n0_mux_dataout~0.IN0
sel[3] => _~159.IN0
sel[3] => l4_w5_n0_mux_dataout~0.IN0
sel[3] => _~160.IN0
sel[3] => l4_w6_n0_mux_dataout~0.IN0
sel[3] => _~161.IN0
sel[3] => l4_w7_n0_mux_dataout~0.IN0
sel[3] => _~162.IN0
sel[3] => l4_w8_n0_mux_dataout~0.IN0
sel[3] => _~163.IN0
sel[3] => l4_w9_n0_mux_dataout~0.IN0
sel[3] => _~164.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst12
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst12|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst13
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst13|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst16
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst16|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst19
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst19|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst20
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst20|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst5
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst5|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst6
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst7
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|String:inst1|lpm_dff2:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
data2 => LPM_MUX:lpm_mux_component.DATA[2][0]
data3 => LPM_MUX:lpm_mux_component.DATA[3][0]
data4 => LPM_MUX:lpm_mux_component.DATA[4][0]
data5 => LPM_MUX:lpm_mux_component.DATA[5][0]
data6 => LPM_MUX:lpm_mux_component.DATA[6][0]
data7 => LPM_MUX:lpm_mux_component.DATA[7][0]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component
data[0][0] => mux_a4e:auto_generated.data[0]
data[1][0] => mux_a4e:auto_generated.data[1]
data[2][0] => mux_a4e:auto_generated.data[2]
data[3][0] => mux_a4e:auto_generated.data[3]
data[4][0] => mux_a4e:auto_generated.data[4]
data[5][0] => mux_a4e:auto_generated.data[5]
data[6][0] => mux_a4e:auto_generated.data[6]
data[7][0] => mux_a4e:auto_generated.data[7]
sel[0] => mux_a4e:auto_generated.sel[0]
sel[1] => mux_a4e:auto_generated.sel[1]
sel[2] => mux_a4e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_a4e:auto_generated.result[0]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w0_n0_mux_dataout~0.IN1
data[2] => l1_w0_n1_mux_dataout~1.IN1
data[3] => l1_w0_n1_mux_dataout~0.IN1
data[4] => l1_w0_n2_mux_dataout~1.IN1
data[5] => l1_w0_n2_mux_dataout~0.IN1
data[6] => l1_w0_n3_mux_dataout~1.IN1
data[7] => l1_w0_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~4.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~5.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~6.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component
data[0][0] => mux_r5e:auto_generated.data[0]
data[0][1] => mux_r5e:auto_generated.data[1]
data[0][2] => mux_r5e:auto_generated.data[2]
data[0][3] => mux_r5e:auto_generated.data[3]
data[0][4] => mux_r5e:auto_generated.data[4]
data[0][5] => mux_r5e:auto_generated.data[5]
data[0][6] => mux_r5e:auto_generated.data[6]
data[0][7] => mux_r5e:auto_generated.data[7]
data[0][8] => mux_r5e:auto_generated.data[8]
data[0][9] => mux_r5e:auto_generated.data[9]
data[0][10] => mux_r5e:auto_generated.data[10]
data[1][0] => mux_r5e:auto_generated.data[11]
data[1][1] => mux_r5e:auto_generated.data[12]
data[1][2] => mux_r5e:auto_generated.data[13]
data[1][3] => mux_r5e:auto_generated.data[14]
data[1][4] => mux_r5e:auto_generated.data[15]
data[1][5] => mux_r5e:auto_generated.data[16]
data[1][6] => mux_r5e:auto_generated.data[17]
data[1][7] => mux_r5e:auto_generated.data[18]
data[1][8] => mux_r5e:auto_generated.data[19]
data[1][9] => mux_r5e:auto_generated.data[20]
data[1][10] => mux_r5e:auto_generated.data[21]
data[2][0] => mux_r5e:auto_generated.data[22]
data[2][1] => mux_r5e:auto_generated.data[23]
data[2][2] => mux_r5e:auto_generated.data[24]
data[2][3] => mux_r5e:auto_generated.data[25]
data[2][4] => mux_r5e:auto_generated.data[26]
data[2][5] => mux_r5e:auto_generated.data[27]
data[2][6] => mux_r5e:auto_generated.data[28]
data[2][7] => mux_r5e:auto_generated.data[29]
data[2][8] => mux_r5e:auto_generated.data[30]
data[2][9] => mux_r5e:auto_generated.data[31]
data[2][10] => mux_r5e:auto_generated.data[32]
data[3][0] => mux_r5e:auto_generated.data[33]
data[3][1] => mux_r5e:auto_generated.data[34]
data[3][2] => mux_r5e:auto_generated.data[35]
data[3][3] => mux_r5e:auto_generated.data[36]
data[3][4] => mux_r5e:auto_generated.data[37]
data[3][5] => mux_r5e:auto_generated.data[38]
data[3][6] => mux_r5e:auto_generated.data[39]
data[3][7] => mux_r5e:auto_generated.data[40]
data[3][8] => mux_r5e:auto_generated.data[41]
data[3][9] => mux_r5e:auto_generated.data[42]
data[3][10] => mux_r5e:auto_generated.data[43]
data[4][0] => mux_r5e:auto_generated.data[44]
data[4][1] => mux_r5e:auto_generated.data[45]
data[4][2] => mux_r5e:auto_generated.data[46]
data[4][3] => mux_r5e:auto_generated.data[47]
data[4][4] => mux_r5e:auto_generated.data[48]
data[4][5] => mux_r5e:auto_generated.data[49]
data[4][6] => mux_r5e:auto_generated.data[50]
data[4][7] => mux_r5e:auto_generated.data[51]
data[4][8] => mux_r5e:auto_generated.data[52]
data[4][9] => mux_r5e:auto_generated.data[53]
data[4][10] => mux_r5e:auto_generated.data[54]
data[5][0] => mux_r5e:auto_generated.data[55]
data[5][1] => mux_r5e:auto_generated.data[56]
data[5][2] => mux_r5e:auto_generated.data[57]
data[5][3] => mux_r5e:auto_generated.data[58]
data[5][4] => mux_r5e:auto_generated.data[59]
data[5][5] => mux_r5e:auto_generated.data[60]
data[5][6] => mux_r5e:auto_generated.data[61]
data[5][7] => mux_r5e:auto_generated.data[62]
data[5][8] => mux_r5e:auto_generated.data[63]
data[5][9] => mux_r5e:auto_generated.data[64]
data[5][10] => mux_r5e:auto_generated.data[65]
data[6][0] => mux_r5e:auto_generated.data[66]
data[6][1] => mux_r5e:auto_generated.data[67]
data[6][2] => mux_r5e:auto_generated.data[68]
data[6][3] => mux_r5e:auto_generated.data[69]
data[6][4] => mux_r5e:auto_generated.data[70]
data[6][5] => mux_r5e:auto_generated.data[71]
data[6][6] => mux_r5e:auto_generated.data[72]
data[6][7] => mux_r5e:auto_generated.data[73]
data[6][8] => mux_r5e:auto_generated.data[74]
data[6][9] => mux_r5e:auto_generated.data[75]
data[6][10] => mux_r5e:auto_generated.data[76]
data[7][0] => mux_r5e:auto_generated.data[77]
data[7][1] => mux_r5e:auto_generated.data[78]
data[7][2] => mux_r5e:auto_generated.data[79]
data[7][3] => mux_r5e:auto_generated.data[80]
data[7][4] => mux_r5e:auto_generated.data[81]
data[7][5] => mux_r5e:auto_generated.data[82]
data[7][6] => mux_r5e:auto_generated.data[83]
data[7][7] => mux_r5e:auto_generated.data[84]
data[7][8] => mux_r5e:auto_generated.data[85]
data[7][9] => mux_r5e:auto_generated.data[86]
data[7][10] => mux_r5e:auto_generated.data[87]
sel[0] => mux_r5e:auto_generated.sel[0]
sel[1] => mux_r5e:auto_generated.sel[1]
sel[2] => mux_r5e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_r5e:auto_generated.result[0]
result[1] <= mux_r5e:auto_generated.result[1]
result[2] <= mux_r5e:auto_generated.result[2]
result[3] <= mux_r5e:auto_generated.result[3]
result[4] <= mux_r5e:auto_generated.result[4]
result[5] <= mux_r5e:auto_generated.result[5]
result[6] <= mux_r5e:auto_generated.result[6]
result[7] <= mux_r5e:auto_generated.result[7]
result[8] <= mux_r5e:auto_generated.result[8]
result[9] <= mux_r5e:auto_generated.result[9]
result[10] <= mux_r5e:auto_generated.result[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
data[22] => l1_w0_n1_mux_dataout~1.IN1
data[23] => l1_w1_n1_mux_dataout~1.IN1
data[24] => l1_w2_n1_mux_dataout~1.IN1
data[25] => l1_w3_n1_mux_dataout~1.IN1
data[26] => l1_w4_n1_mux_dataout~1.IN1
data[27] => l1_w5_n1_mux_dataout~1.IN1
data[28] => l1_w6_n1_mux_dataout~1.IN1
data[29] => l1_w7_n1_mux_dataout~1.IN1
data[30] => l1_w8_n1_mux_dataout~1.IN1
data[31] => l1_w9_n1_mux_dataout~1.IN1
data[32] => l1_w10_n1_mux_dataout~1.IN1
data[33] => l1_w0_n1_mux_dataout~0.IN1
data[34] => l1_w1_n1_mux_dataout~0.IN1
data[35] => l1_w2_n1_mux_dataout~0.IN1
data[36] => l1_w3_n1_mux_dataout~0.IN1
data[37] => l1_w4_n1_mux_dataout~0.IN1
data[38] => l1_w5_n1_mux_dataout~0.IN1
data[39] => l1_w6_n1_mux_dataout~0.IN1
data[40] => l1_w7_n1_mux_dataout~0.IN1
data[41] => l1_w8_n1_mux_dataout~0.IN1
data[42] => l1_w9_n1_mux_dataout~0.IN1
data[43] => l1_w10_n1_mux_dataout~0.IN1
data[44] => l1_w0_n2_mux_dataout~1.IN1
data[45] => l1_w1_n2_mux_dataout~1.IN1
data[46] => l1_w2_n2_mux_dataout~1.IN1
data[47] => l1_w3_n2_mux_dataout~1.IN1
data[48] => l1_w4_n2_mux_dataout~1.IN1
data[49] => l1_w5_n2_mux_dataout~1.IN1
data[50] => l1_w6_n2_mux_dataout~1.IN1
data[51] => l1_w7_n2_mux_dataout~1.IN1
data[52] => l1_w8_n2_mux_dataout~1.IN1
data[53] => l1_w9_n2_mux_dataout~1.IN1
data[54] => l1_w10_n2_mux_dataout~1.IN1
data[55] => l1_w0_n2_mux_dataout~0.IN1
data[56] => l1_w1_n2_mux_dataout~0.IN1
data[57] => l1_w2_n2_mux_dataout~0.IN1
data[58] => l1_w3_n2_mux_dataout~0.IN1
data[59] => l1_w4_n2_mux_dataout~0.IN1
data[60] => l1_w5_n2_mux_dataout~0.IN1
data[61] => l1_w6_n2_mux_dataout~0.IN1
data[62] => l1_w7_n2_mux_dataout~0.IN1
data[63] => l1_w8_n2_mux_dataout~0.IN1
data[64] => l1_w9_n2_mux_dataout~0.IN1
data[65] => l1_w10_n2_mux_dataout~0.IN1
data[66] => l1_w0_n3_mux_dataout~1.IN1
data[67] => l1_w1_n3_mux_dataout~1.IN1
data[68] => l1_w2_n3_mux_dataout~1.IN1
data[69] => l1_w3_n3_mux_dataout~1.IN1
data[70] => l1_w4_n3_mux_dataout~1.IN1
data[71] => l1_w5_n3_mux_dataout~1.IN1
data[72] => l1_w6_n3_mux_dataout~1.IN1
data[73] => l1_w7_n3_mux_dataout~1.IN1
data[74] => l1_w8_n3_mux_dataout~1.IN1
data[75] => l1_w9_n3_mux_dataout~1.IN1
data[76] => l1_w10_n3_mux_dataout~1.IN1
data[77] => l1_w0_n3_mux_dataout~0.IN1
data[78] => l1_w1_n3_mux_dataout~0.IN1
data[79] => l1_w2_n3_mux_dataout~0.IN1
data[80] => l1_w3_n3_mux_dataout~0.IN1
data[81] => l1_w4_n3_mux_dataout~0.IN1
data[82] => l1_w5_n3_mux_dataout~0.IN1
data[83] => l1_w6_n3_mux_dataout~0.IN1
data[84] => l1_w7_n3_mux_dataout~0.IN1
data[85] => l1_w8_n3_mux_dataout~0.IN1
data[86] => l1_w9_n3_mux_dataout~0.IN1
data[87] => l1_w10_n3_mux_dataout~0.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w0_n1_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w0_n2_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w0_n3_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w10_n1_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w10_n2_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w10_n3_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w1_n1_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w1_n2_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w1_n3_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0
sel[0] => l1_w2_n1_mux_dataout~0.IN0
sel[0] => _~13.IN0
sel[0] => l1_w2_n2_mux_dataout~0.IN0
sel[0] => _~14.IN0
sel[0] => l1_w2_n3_mux_dataout~0.IN0
sel[0] => _~15.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~16.IN0
sel[0] => l1_w3_n1_mux_dataout~0.IN0
sel[0] => _~17.IN0
sel[0] => l1_w3_n2_mux_dataout~0.IN0
sel[0] => _~18.IN0
sel[0] => l1_w3_n3_mux_dataout~0.IN0
sel[0] => _~19.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~20.IN0
sel[0] => l1_w4_n1_mux_dataout~0.IN0
sel[0] => _~21.IN0
sel[0] => l1_w4_n2_mux_dataout~0.IN0
sel[0] => _~22.IN0
sel[0] => l1_w4_n3_mux_dataout~0.IN0
sel[0] => _~23.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~24.IN0
sel[0] => l1_w5_n1_mux_dataout~0.IN0
sel[0] => _~25.IN0
sel[0] => l1_w5_n2_mux_dataout~0.IN0
sel[0] => _~26.IN0
sel[0] => l1_w5_n3_mux_dataout~0.IN0
sel[0] => _~27.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~28.IN0
sel[0] => l1_w6_n1_mux_dataout~0.IN0
sel[0] => _~29.IN0
sel[0] => l1_w6_n2_mux_dataout~0.IN0
sel[0] => _~30.IN0
sel[0] => l1_w6_n3_mux_dataout~0.IN0
sel[0] => _~31.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~32.IN0
sel[0] => l1_w7_n1_mux_dataout~0.IN0
sel[0] => _~33.IN0
sel[0] => l1_w7_n2_mux_dataout~0.IN0
sel[0] => _~34.IN0
sel[0] => l1_w7_n3_mux_dataout~0.IN0
sel[0] => _~35.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~36.IN0
sel[0] => l1_w8_n1_mux_dataout~0.IN0
sel[0] => _~37.IN0
sel[0] => l1_w8_n2_mux_dataout~0.IN0
sel[0] => _~38.IN0
sel[0] => l1_w8_n3_mux_dataout~0.IN0
sel[0] => _~39.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~40.IN0
sel[0] => l1_w9_n1_mux_dataout~0.IN0
sel[0] => _~41.IN0
sel[0] => l1_w9_n2_mux_dataout~0.IN0
sel[0] => _~42.IN0
sel[0] => l1_w9_n3_mux_dataout~0.IN0
sel[0] => _~43.IN0
sel[1] => l2_w0_n0_mux_dataout~0.IN0
sel[1] => _~44.IN0
sel[1] => l2_w0_n1_mux_dataout~0.IN0
sel[1] => _~45.IN0
sel[1] => l2_w10_n0_mux_dataout~0.IN0
sel[1] => _~46.IN0
sel[1] => l2_w10_n1_mux_dataout~0.IN0
sel[1] => _~47.IN0
sel[1] => l2_w1_n0_mux_dataout~0.IN0
sel[1] => _~48.IN0
sel[1] => l2_w1_n1_mux_dataout~0.IN0
sel[1] => _~49.IN0
sel[1] => l2_w2_n0_mux_dataout~0.IN0
sel[1] => _~50.IN0
sel[1] => l2_w2_n1_mux_dataout~0.IN0
sel[1] => _~51.IN0
sel[1] => l2_w3_n0_mux_dataout~0.IN0
sel[1] => _~52.IN0
sel[1] => l2_w3_n1_mux_dataout~0.IN0
sel[1] => _~53.IN0
sel[1] => l2_w4_n0_mux_dataout~0.IN0
sel[1] => _~54.IN0
sel[1] => l2_w4_n1_mux_dataout~0.IN0
sel[1] => _~55.IN0
sel[1] => l2_w5_n0_mux_dataout~0.IN0
sel[1] => _~56.IN0
sel[1] => l2_w5_n1_mux_dataout~0.IN0
sel[1] => _~57.IN0
sel[1] => l2_w6_n0_mux_dataout~0.IN0
sel[1] => _~58.IN0
sel[1] => l2_w6_n1_mux_dataout~0.IN0
sel[1] => _~59.IN0
sel[1] => l2_w7_n0_mux_dataout~0.IN0
sel[1] => _~60.IN0
sel[1] => l2_w7_n1_mux_dataout~0.IN0
sel[1] => _~61.IN0
sel[1] => l2_w8_n0_mux_dataout~0.IN0
sel[1] => _~62.IN0
sel[1] => l2_w8_n1_mux_dataout~0.IN0
sel[1] => _~63.IN0
sel[1] => l2_w9_n0_mux_dataout~0.IN0
sel[1] => _~64.IN0
sel[1] => l2_w9_n1_mux_dataout~0.IN0
sel[1] => _~65.IN0
sel[2] => l3_w0_n0_mux_dataout~0.IN0
sel[2] => _~66.IN0
sel[2] => l3_w10_n0_mux_dataout~0.IN0
sel[2] => _~67.IN0
sel[2] => l3_w1_n0_mux_dataout~0.IN0
sel[2] => _~68.IN0
sel[2] => l3_w2_n0_mux_dataout~0.IN0
sel[2] => _~69.IN0
sel[2] => l3_w3_n0_mux_dataout~0.IN0
sel[2] => _~70.IN0
sel[2] => l3_w4_n0_mux_dataout~0.IN0
sel[2] => _~71.IN0
sel[2] => l3_w5_n0_mux_dataout~0.IN0
sel[2] => _~72.IN0
sel[2] => l3_w6_n0_mux_dataout~0.IN0
sel[2] => _~73.IN0
sel[2] => l3_w7_n0_mux_dataout~0.IN0
sel[2] => _~74.IN0
sel[2] => l3_w8_n0_mux_dataout~0.IN0
sel[2] => _~75.IN0
sel[2] => l3_w9_n0_mux_dataout~0.IN0
sel[2] => _~76.IN0


|Test_CU|CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst9|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~9.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~7.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~6.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~4.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~3.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~2.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst15
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst15|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~9.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~7.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~6.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~4.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~3.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~2.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst11
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst11|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~9.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~7.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~6.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~4.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~3.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~2.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~9.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~7.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~6.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~4.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~3.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~2.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|BUSMUX:inst42
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]


|Test_CU|CACHE:inst|BUSMUX:inst42|lpm_mux:$00000
data[0][0] => mux_apc:auto_generated.data[0]
data[0][1] => mux_apc:auto_generated.data[1]
data[0][2] => mux_apc:auto_generated.data[2]
data[0][3] => mux_apc:auto_generated.data[3]
data[0][4] => mux_apc:auto_generated.data[4]
data[0][5] => mux_apc:auto_generated.data[5]
data[0][6] => mux_apc:auto_generated.data[6]
data[0][7] => mux_apc:auto_generated.data[7]
data[0][8] => mux_apc:auto_generated.data[8]
data[0][9] => mux_apc:auto_generated.data[9]
data[0][10] => mux_apc:auto_generated.data[10]
data[0][11] => mux_apc:auto_generated.data[11]
data[0][12] => mux_apc:auto_generated.data[12]
data[1][0] => mux_apc:auto_generated.data[13]
data[1][1] => mux_apc:auto_generated.data[14]
data[1][2] => mux_apc:auto_generated.data[15]
data[1][3] => mux_apc:auto_generated.data[16]
data[1][4] => mux_apc:auto_generated.data[17]
data[1][5] => mux_apc:auto_generated.data[18]
data[1][6] => mux_apc:auto_generated.data[19]
data[1][7] => mux_apc:auto_generated.data[20]
data[1][8] => mux_apc:auto_generated.data[21]
data[1][9] => mux_apc:auto_generated.data[22]
data[1][10] => mux_apc:auto_generated.data[23]
data[1][11] => mux_apc:auto_generated.data[24]
data[1][12] => mux_apc:auto_generated.data[25]
sel[0] => mux_apc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_apc:auto_generated.result[0]
result[1] <= mux_apc:auto_generated.result[1]
result[2] <= mux_apc:auto_generated.result[2]
result[3] <= mux_apc:auto_generated.result[3]
result[4] <= mux_apc:auto_generated.result[4]
result[5] <= mux_apc:auto_generated.result[5]
result[6] <= mux_apc:auto_generated.result[6]
result[7] <= mux_apc:auto_generated.result[7]
result[8] <= mux_apc:auto_generated.result[8]
result[9] <= mux_apc:auto_generated.result[9]
result[10] <= mux_apc:auto_generated.result[10]
result[11] <= mux_apc:auto_generated.result[11]
result[12] <= mux_apc:auto_generated.result[12]


|Test_CU|CACHE:inst|BUSMUX:inst42|lpm_mux:$00000|mux_apc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w12_n0_mux_dataout~1.IN1
data[13] => l1_w0_n0_mux_dataout~0.IN1
data[14] => l1_w1_n0_mux_dataout~0.IN1
data[15] => l1_w2_n0_mux_dataout~0.IN1
data[16] => l1_w3_n0_mux_dataout~0.IN1
data[17] => l1_w4_n0_mux_dataout~0.IN1
data[18] => l1_w5_n0_mux_dataout~0.IN1
data[19] => l1_w6_n0_mux_dataout~0.IN1
data[20] => l1_w7_n0_mux_dataout~0.IN1
data[21] => l1_w8_n0_mux_dataout~0.IN1
data[22] => l1_w9_n0_mux_dataout~0.IN1
data[23] => l1_w10_n0_mux_dataout~0.IN1
data[24] => l1_w11_n0_mux_dataout~0.IN1
data[25] => l1_w12_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w12_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~12.IN0


|Test_CU|CACHE:inst|lpm_compare8:inst37
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
AeB <= lpm_compare:lpm_compare_component.AeB
AgB <= lpm_compare:lpm_compare_component.AgB
AleB <= lpm_compare:lpm_compare_component.AleB


|Test_CU|CACHE:inst|lpm_compare8:inst37|lpm_compare:lpm_compare_component
dataa[0] => cmpr_h0k:auto_generated.dataa[0]
dataa[1] => cmpr_h0k:auto_generated.dataa[1]
dataa[2] => cmpr_h0k:auto_generated.dataa[2]
dataa[3] => cmpr_h0k:auto_generated.dataa[3]
dataa[4] => cmpr_h0k:auto_generated.dataa[4]
datab[0] => cmpr_h0k:auto_generated.datab[0]
datab[1] => cmpr_h0k:auto_generated.datab[1]
datab[2] => cmpr_h0k:auto_generated.datab[2]
datab[3] => cmpr_h0k:auto_generated.datab[3]
datab[4] => cmpr_h0k:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_h0k:auto_generated.aeb
agb <= cmpr_h0k:auto_generated.agb
aleb <= cmpr_h0k:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|Test_CU|CACHE:inst|lpm_compare8:inst37|lpm_compare:lpm_compare_component|cmpr_h0k:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb~0.DB_MAX_OUTPUT_PORT_TYPE
aleb <= aleb~0.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _~4.IN0
dataa[0] => op_1.IN9
dataa[1] => _~3.IN0
dataa[1] => op_1.IN7
dataa[2] => _~2.IN0
dataa[2] => op_1.IN5
dataa[3] => _~1.IN0
dataa[3] => op_1.IN3
dataa[4] => _~0.IN0
dataa[4] => op_1.IN1
datab[0] => _~4.IN1
datab[0] => op_1.IN10
datab[1] => _~3.IN1
datab[1] => op_1.IN8
datab[2] => _~2.IN1
datab[2] => op_1.IN6
datab[3] => _~1.IN1
datab[3] => op_1.IN4
datab[4] => _~0.IN1
datab[4] => op_1.IN2


|Test_CU|CACHE:inst|lpm_dff4:inst33
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]


|Test_CU|CACHE:inst|lpm_dff4:inst33|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|lpm_add_sub1:inst44
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]


|Test_CU|CACHE:inst|lpm_add_sub1:inst44|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_qmh:auto_generated.dataa[0]
dataa[1] => add_sub_qmh:auto_generated.dataa[1]
dataa[2] => add_sub_qmh:auto_generated.dataa[2]
dataa[3] => add_sub_qmh:auto_generated.dataa[3]
dataa[4] => add_sub_qmh:auto_generated.dataa[4]
dataa[5] => add_sub_qmh:auto_generated.dataa[5]
dataa[6] => add_sub_qmh:auto_generated.dataa[6]
dataa[7] => add_sub_qmh:auto_generated.dataa[7]
dataa[8] => add_sub_qmh:auto_generated.dataa[8]
dataa[9] => add_sub_qmh:auto_generated.dataa[9]
dataa[10] => add_sub_qmh:auto_generated.dataa[10]
dataa[11] => add_sub_qmh:auto_generated.dataa[11]
dataa[12] => add_sub_qmh:auto_generated.dataa[12]
datab[0] => add_sub_qmh:auto_generated.datab[0]
datab[1] => add_sub_qmh:auto_generated.datab[1]
datab[2] => add_sub_qmh:auto_generated.datab[2]
datab[3] => add_sub_qmh:auto_generated.datab[3]
datab[4] => add_sub_qmh:auto_generated.datab[4]
datab[5] => add_sub_qmh:auto_generated.datab[5]
datab[6] => add_sub_qmh:auto_generated.datab[6]
datab[7] => add_sub_qmh:auto_generated.datab[7]
datab[8] => add_sub_qmh:auto_generated.datab[8]
datab[9] => add_sub_qmh:auto_generated.datab[9]
datab[10] => add_sub_qmh:auto_generated.datab[10]
datab[11] => add_sub_qmh:auto_generated.datab[11]
datab[12] => add_sub_qmh:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qmh:auto_generated.result[0]
result[1] <= add_sub_qmh:auto_generated.result[1]
result[2] <= add_sub_qmh:auto_generated.result[2]
result[3] <= add_sub_qmh:auto_generated.result[3]
result[4] <= add_sub_qmh:auto_generated.result[4]
result[5] <= add_sub_qmh:auto_generated.result[5]
result[6] <= add_sub_qmh:auto_generated.result[6]
result[7] <= add_sub_qmh:auto_generated.result[7]
result[8] <= add_sub_qmh:auto_generated.result[8]
result[9] <= add_sub_qmh:auto_generated.result[9]
result[10] <= add_sub_qmh:auto_generated.result[10]
result[11] <= add_sub_qmh:auto_generated.result[11]
result[12] <= add_sub_qmh:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|Test_CU|CACHE:inst|lpm_add_sub1:inst44|lpm_add_sub:lpm_add_sub_component|add_sub_qmh:auto_generated
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => op_1.IN25
datab[1] => op_1.IN23
datab[2] => op_1.IN21
datab[3] => op_1.IN19
datab[4] => op_1.IN17
datab[5] => op_1.IN15
datab[6] => op_1.IN13
datab[7] => op_1.IN11
datab[8] => op_1.IN9
datab[9] => op_1.IN7
datab[10] => op_1.IN5
datab[11] => op_1.IN3
datab[12] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|Decode_Set_Of:inst46
OFFSET[0] <= ADDRESS[0].DB_MAX_OUTPUT_PORT_TYPE
OFFSET[1] <= ADDRESS[1].DB_MAX_OUTPUT_PORT_TYPE
OFFSET[2] <= ADDRESS[2].DB_MAX_OUTPUT_PORT_TYPE
OFFSET[3] <= ADDRESS[3].DB_MAX_OUTPUT_PORT_TYPE
ADDRESS[0] => OFFSET[0].DATAIN
ADDRESS[1] => OFFSET[1].DATAIN
ADDRESS[2] => OFFSET[2].DATAIN
ADDRESS[3] => OFFSET[3].DATAIN
ADDRESS[4] => SET[0].DATAIN
ADDRESS[4] => TAG_and_SET[4].DATAIN
ADDRESS[5] => SET[1].DATAIN
ADDRESS[5] => TAG_and_SET[5].DATAIN
ADDRESS[6] => SET[2].DATAIN
ADDRESS[6] => TAG_and_SET[6].DATAIN
ADDRESS[7] => TAG[0].DATAIN
ADDRESS[7] => TAG_and_SET[7].DATAIN
ADDRESS[8] => TAG[1].DATAIN
ADDRESS[8] => TAG_and_SET[8].DATAIN
ADDRESS[9] => TAG[2].DATAIN
ADDRESS[9] => TAG_and_SET[9].DATAIN
ADDRESS[10] => TAG[3].DATAIN
ADDRESS[10] => TAG_and_SET[10].DATAIN
ADDRESS[11] => TAG[4].DATAIN
ADDRESS[11] => TAG_and_SET[11].DATAIN
ADDRESS[12] => TAG[5].DATAIN
ADDRESS[12] => TAG_and_SET[12].DATAIN
SET[0] <= ADDRESS[4].DB_MAX_OUTPUT_PORT_TYPE
SET[1] <= ADDRESS[5].DB_MAX_OUTPUT_PORT_TYPE
SET[2] <= ADDRESS[6].DB_MAX_OUTPUT_PORT_TYPE
TAG[0] <= ADDRESS[7].DB_MAX_OUTPUT_PORT_TYPE
TAG[1] <= ADDRESS[8].DB_MAX_OUTPUT_PORT_TYPE
TAG[2] <= ADDRESS[9].DB_MAX_OUTPUT_PORT_TYPE
TAG[3] <= ADDRESS[10].DB_MAX_OUTPUT_PORT_TYPE
TAG[4] <= ADDRESS[11].DB_MAX_OUTPUT_PORT_TYPE
TAG[5] <= ADDRESS[12].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[0] <= <GND>
TAG_and_SET[1] <= <GND>
TAG_and_SET[2] <= <GND>
TAG_and_SET[3] <= <GND>
TAG_and_SET[4] <= ADDRESS[4].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[5] <= ADDRESS[5].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[6] <= ADDRESS[6].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[7] <= ADDRESS[7].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[8] <= ADDRESS[8].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[9] <= ADDRESS[9].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[10] <= ADDRESS[10].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[11] <= ADDRESS[11].DB_MAX_OUTPUT_PORT_TYPE
TAG_and_SET[12] <= ADDRESS[12].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|BUSMUX:inst35
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|Test_CU|CACHE:inst|BUSMUX:inst35|lpm_mux:$00000
data[0][0] => mux_qnc:auto_generated.data[0]
data[0][1] => mux_qnc:auto_generated.data[1]
data[0][2] => mux_qnc:auto_generated.data[2]
data[0][3] => mux_qnc:auto_generated.data[3]
data[1][0] => mux_qnc:auto_generated.data[4]
data[1][1] => mux_qnc:auto_generated.data[5]
data[1][2] => mux_qnc:auto_generated.data[6]
data[1][3] => mux_qnc:auto_generated.data[7]
sel[0] => mux_qnc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qnc:auto_generated.result[0]
result[1] <= mux_qnc:auto_generated.result[1]
result[2] <= mux_qnc:auto_generated.result[2]
result[3] <= mux_qnc:auto_generated.result[3]


|Test_CU|CACHE:inst|BUSMUX:inst35|lpm_mux:$00000|mux_qnc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w0_n0_mux_dataout~0.IN1
data[5] => l1_w1_n0_mux_dataout~0.IN1
data[6] => l1_w2_n0_mux_dataout~0.IN1
data[7] => l1_w3_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0


|Test_CU|CACHE:inst|lpm_mux9:inst9
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|CACHE:inst|lpm_bustri2:inst40
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|CACHE:inst|lpm_bustri2:inst40|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|CACHE:inst|lpm_bustri2:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|MEMORY:inst5
DATA[0] <> lpm_bustri2:inst11.tridata[0]
DATA[1] <> lpm_bustri2:inst11.tridata[1]
DATA[2] <> lpm_bustri2:inst11.tridata[2]
DATA[3] <> lpm_bustri2:inst11.tridata[3]
DATA[4] <> lpm_bustri2:inst11.tridata[4]
DATA[5] <> lpm_bustri2:inst11.tridata[5]
DATA[6] <> lpm_bustri2:inst11.tridata[6]
DATA[7] <> lpm_bustri2:inst11.tridata[7]
DATA[8] <> lpm_bustri2:inst11.tridata[8]
DATA[9] <> lpm_bustri2:inst11.tridata[9]
DATA[10] <> lpm_bustri2:inst11.tridata[10]
CLK => inst2.CLK
CLK => inst20.IN0
CLK => inst4.CLK
CLK => ROM:inst1.CLK
CLK => RAM:inst.CLK
R => inst3.IN0
R => inst18.IN1
R => inst16.IN1
W => inst3.IN1
W => inst17.IN2
ADRESS[0] => ROM:inst1.ADRESS[0]
ADRESS[0] => RAM:inst.ADRESS[0]
ADRESS[1] => ROM:inst1.ADRESS[1]
ADRESS[1] => RAM:inst.ADRESS[1]
ADRESS[2] => ROM:inst1.ADRESS[2]
ADRESS[2] => RAM:inst.ADRESS[2]
ADRESS[3] => ROM:inst1.ADRESS[3]
ADRESS[3] => RAM:inst.ADRESS[3]
ADRESS[4] => ROM:inst1.ADRESS[4]
ADRESS[4] => RAM:inst.ADRESS[4]
ADRESS[5] => ROM:inst1.ADRESS[5]
ADRESS[5] => RAM:inst.ADRESS[5]
ADRESS[6] => ROM:inst1.ADRESS[6]
ADRESS[6] => RAM:inst.ADRESS[6]
ADRESS[7] => ROM:inst1.ADRESS[7]
ADRESS[7] => RAM:inst.ADRESS[7]
ADRESS[8] => ROM:inst1.ADRESS[8]
ADRESS[8] => RAM:inst.ADRESS[8]
ADRESS[9] => ROM:inst1.ADRESS[9]
ADRESS[9] => RAM:inst.ADRESS[9]
ADRESS[10] => ROM:inst1.ADRESS[10]
ADRESS[10] => RAM:inst.ADRESS[10]
ADRESS[11] => ROM:inst1.ADRESS[11]
ADRESS[11] => RAM:inst.ADRESS[11]
ADRESS[12] => inst17.IN1
ADRESS[12] => inst4.DATAIN
ADRESS[12] => inst6.IN0
ADRESS[12] => inst8.IN0


|Test_CU|MEMORY:inst5|lpm_bustri2:inst11
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
result[8] <= lpm_bustri:lpm_bustri_component.result[8]
result[9] <= lpm_bustri:lpm_bustri_component.result[9]
result[10] <= lpm_bustri:lpm_bustri_component.result[10]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|MEMORY:inst5|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|MEMORY:inst5|lpm_mux1:inst10
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]


|Test_CU|MEMORY:inst5|lpm_mux1:inst10|lpm_mux:lpm_mux_component
data[0][0] => mux_j5e:auto_generated.data[0]
data[0][1] => mux_j5e:auto_generated.data[1]
data[0][2] => mux_j5e:auto_generated.data[2]
data[0][3] => mux_j5e:auto_generated.data[3]
data[0][4] => mux_j5e:auto_generated.data[4]
data[0][5] => mux_j5e:auto_generated.data[5]
data[0][6] => mux_j5e:auto_generated.data[6]
data[0][7] => mux_j5e:auto_generated.data[7]
data[0][8] => mux_j5e:auto_generated.data[8]
data[0][9] => mux_j5e:auto_generated.data[9]
data[0][10] => mux_j5e:auto_generated.data[10]
data[1][0] => mux_j5e:auto_generated.data[11]
data[1][1] => mux_j5e:auto_generated.data[12]
data[1][2] => mux_j5e:auto_generated.data[13]
data[1][3] => mux_j5e:auto_generated.data[14]
data[1][4] => mux_j5e:auto_generated.data[15]
data[1][5] => mux_j5e:auto_generated.data[16]
data[1][6] => mux_j5e:auto_generated.data[17]
data[1][7] => mux_j5e:auto_generated.data[18]
data[1][8] => mux_j5e:auto_generated.data[19]
data[1][9] => mux_j5e:auto_generated.data[20]
data[1][10] => mux_j5e:auto_generated.data[21]
sel[0] => mux_j5e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_j5e:auto_generated.result[0]
result[1] <= mux_j5e:auto_generated.result[1]
result[2] <= mux_j5e:auto_generated.result[2]
result[3] <= mux_j5e:auto_generated.result[3]
result[4] <= mux_j5e:auto_generated.result[4]
result[5] <= mux_j5e:auto_generated.result[5]
result[6] <= mux_j5e:auto_generated.result[6]
result[7] <= mux_j5e:auto_generated.result[7]
result[8] <= mux_j5e:auto_generated.result[8]
result[9] <= mux_j5e:auto_generated.result[9]
result[10] <= mux_j5e:auto_generated.result[10]


|Test_CU|MEMORY:inst5|lpm_mux1:inst10|lpm_mux:lpm_mux_component|mux_j5e:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w0_n0_mux_dataout~0.IN1
data[12] => l1_w1_n0_mux_dataout~0.IN1
data[13] => l1_w2_n0_mux_dataout~0.IN1
data[14] => l1_w3_n0_mux_dataout~0.IN1
data[15] => l1_w4_n0_mux_dataout~0.IN1
data[16] => l1_w5_n0_mux_dataout~0.IN1
data[17] => l1_w6_n0_mux_dataout~0.IN1
data[18] => l1_w7_n0_mux_dataout~0.IN1
data[19] => l1_w8_n0_mux_dataout~0.IN1
data[20] => l1_w9_n0_mux_dataout~0.IN1
data[21] => l1_w10_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0


|Test_CU|MEMORY:inst5|ROM:inst1
COMMANDS[0] <= lpm_bustri1:inst7.tridata[0]
COMMANDS[1] <= lpm_bustri1:inst7.tridata[1]
COMMANDS[2] <= lpm_bustri1:inst7.tridata[2]
COMMANDS[3] <= lpm_bustri1:inst7.tridata[3]
COMMANDS[4] <= lpm_bustri1:inst7.tridata[4]
COMMANDS[5] <= lpm_bustri1:inst7.tridata[5]
COMMANDS[6] <= lpm_bustri1:inst7.tridata[6]
COMMANDS[7] <= lpm_bustri1:inst7.tridata[7]
COMMANDS[8] <= lpm_bustri1:inst7.tridata[8]
COMMANDS[9] <= lpm_bustri1:inst7.tridata[9]
COMMANDS[10] <= lpm_bustri1:inst7.tridata[10]
CLK => inst10.CLK
CLK => inst21.IN0
CLK => inst9.CLK
CLK => inst2.IN1
CLK => inst20.IN0
CLK => inst19.IN0
READ => inst10.DATAIN
READ => inst9.DATAIN
ADRESS[0] => lpm_rom0:inst.address[0]
ADRESS[1] => lpm_rom0:inst.address[1]
ADRESS[2] => lpm_rom0:inst.address[2]
ADRESS[3] => lpm_rom0:inst.address[3]
ADRESS[4] => lpm_rom0:inst.address[4]
ADRESS[5] => lpm_rom0:inst.address[5]
ADRESS[6] => lpm_rom0:inst.address[6]
ADRESS[7] => lpm_rom0:inst.address[7]
ADRESS[8] => lpm_rom0:inst.address[8]
ADRESS[9] => lpm_rom0:inst.address[9]
ADRESS[10] => lpm_rom0:inst.address[10]
ADRESS[11] => lpm_rom0:inst.address[11]


|Test_CU|MEMORY:inst5|ROM:inst1|lpm_bustri1:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|MEMORY:inst5|ROM:inst1|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~9.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~7.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~6.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~4.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~3.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~2.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|MEMORY:inst5|ROM:inst1|lpm_rom0:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
inclock => altsyncram:altsyncram_component.clock0
outclock => altsyncram:altsyncram_component.clock1
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]


|Test_CU|MEMORY:inst5|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m461:auto_generated.address_a[0]
address_a[1] => altsyncram_m461:auto_generated.address_a[1]
address_a[2] => altsyncram_m461:auto_generated.address_a[2]
address_a[3] => altsyncram_m461:auto_generated.address_a[3]
address_a[4] => altsyncram_m461:auto_generated.address_a[4]
address_a[5] => altsyncram_m461:auto_generated.address_a[5]
address_a[6] => altsyncram_m461:auto_generated.address_a[6]
address_a[7] => altsyncram_m461:auto_generated.address_a[7]
address_a[8] => altsyncram_m461:auto_generated.address_a[8]
address_a[9] => altsyncram_m461:auto_generated.address_a[9]
address_a[10] => altsyncram_m461:auto_generated.address_a[10]
address_a[11] => altsyncram_m461:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m461:auto_generated.clock0
clock1 => altsyncram_m461:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m461:auto_generated.q_a[0]
q_a[1] <= altsyncram_m461:auto_generated.q_a[1]
q_a[2] <= altsyncram_m461:auto_generated.q_a[2]
q_a[3] <= altsyncram_m461:auto_generated.q_a[3]
q_a[4] <= altsyncram_m461:auto_generated.q_a[4]
q_a[5] <= altsyncram_m461:auto_generated.q_a[5]
q_a[6] <= altsyncram_m461:auto_generated.q_a[6]
q_a[7] <= altsyncram_m461:auto_generated.q_a[7]
q_a[8] <= altsyncram_m461:auto_generated.q_a[8]
q_a[9] <= altsyncram_m461:auto_generated.q_a[9]
q_a[10] <= altsyncram_m461:auto_generated.q_a[10]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Test_CU|MEMORY:inst5|ROM:inst1|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_m461:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT


|Test_CU|MEMORY:inst5|RAM:inst
DATA_OUT[0] <= lpm_bustri1:inst4.tridata[0]
DATA_OUT[1] <= lpm_bustri1:inst4.tridata[1]
DATA_OUT[2] <= lpm_bustri1:inst4.tridata[2]
DATA_OUT[3] <= lpm_bustri1:inst4.tridata[3]
DATA_OUT[4] <= lpm_bustri1:inst4.tridata[4]
DATA_OUT[5] <= lpm_bustri1:inst4.tridata[5]
DATA_OUT[6] <= lpm_bustri1:inst4.tridata[6]
DATA_OUT[7] <= lpm_bustri1:inst4.tridata[7]
DATA_OUT[8] <= lpm_bustri1:inst4.tridata[8]
DATA_OUT[9] <= lpm_bustri1:inst4.tridata[9]
DATA_OUT[10] <= lpm_bustri1:inst4.tridata[10]
CLK => inst1.CLK
CLK => inst10.IN0
CLK => inst7.IN0
CLK => lpm_dff5:inst9.clock
READ => inst1.DATAIN
WRITE => lpm_ram_dq0:inst.wren
WRITE => inst7.IN1
WRITE => BUSMUX:inst5.sel
ADRESS[0] => lpm_dff5:inst9.data[0]
ADRESS[0] => BUSMUX:inst5.datab[0]
ADRESS[1] => lpm_dff5:inst9.data[1]
ADRESS[1] => BUSMUX:inst5.datab[1]
ADRESS[2] => lpm_dff5:inst9.data[2]
ADRESS[2] => BUSMUX:inst5.datab[2]
ADRESS[3] => lpm_dff5:inst9.data[3]
ADRESS[3] => BUSMUX:inst5.datab[3]
ADRESS[4] => lpm_dff5:inst9.data[4]
ADRESS[4] => BUSMUX:inst5.datab[4]
ADRESS[5] => lpm_dff5:inst9.data[5]
ADRESS[5] => BUSMUX:inst5.datab[5]
ADRESS[6] => lpm_dff5:inst9.data[6]
ADRESS[6] => BUSMUX:inst5.datab[6]
ADRESS[7] => lpm_dff5:inst9.data[7]
ADRESS[7] => BUSMUX:inst5.datab[7]
ADRESS[8] => lpm_dff5:inst9.data[8]
ADRESS[8] => BUSMUX:inst5.datab[8]
ADRESS[9] => lpm_dff5:inst9.data[9]
ADRESS[9] => BUSMUX:inst5.datab[9]
ADRESS[10] => lpm_dff5:inst9.data[10]
ADRESS[10] => BUSMUX:inst5.datab[10]
ADRESS[11] => lpm_dff5:inst9.data[11]
ADRESS[11] => BUSMUX:inst5.datab[11]
DATA_IN[0] => lpm_ram_dq0:inst.data[0]
DATA_IN[1] => lpm_ram_dq0:inst.data[1]
DATA_IN[2] => lpm_ram_dq0:inst.data[2]
DATA_IN[3] => lpm_ram_dq0:inst.data[3]
DATA_IN[4] => lpm_ram_dq0:inst.data[4]
DATA_IN[5] => lpm_ram_dq0:inst.data[5]
DATA_IN[6] => lpm_ram_dq0:inst.data[6]
DATA_IN[7] => lpm_ram_dq0:inst.data[7]
DATA_IN[8] => lpm_ram_dq0:inst.data[8]
DATA_IN[9] => lpm_ram_dq0:inst.data[9]
DATA_IN[10] => lpm_ram_dq0:inst.data[10]


|Test_CU|MEMORY:inst5|RAM:inst|lpm_bustri1:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]


|Test_CU|MEMORY:inst5|RAM:inst|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~9.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~8.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~7.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~6.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~5.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~4.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~3.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~2.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~0.DB_MAX_OUTPUT_PORT_TYPE


|Test_CU|MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
inclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]


|Test_CU|MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component
wren_a => altsyncram_4pc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4pc1:auto_generated.data_a[0]
data_a[1] => altsyncram_4pc1:auto_generated.data_a[1]
data_a[2] => altsyncram_4pc1:auto_generated.data_a[2]
data_a[3] => altsyncram_4pc1:auto_generated.data_a[3]
data_a[4] => altsyncram_4pc1:auto_generated.data_a[4]
data_a[5] => altsyncram_4pc1:auto_generated.data_a[5]
data_a[6] => altsyncram_4pc1:auto_generated.data_a[6]
data_a[7] => altsyncram_4pc1:auto_generated.data_a[7]
data_a[8] => altsyncram_4pc1:auto_generated.data_a[8]
data_a[9] => altsyncram_4pc1:auto_generated.data_a[9]
data_a[10] => altsyncram_4pc1:auto_generated.data_a[10]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4pc1:auto_generated.address_a[0]
address_a[1] => altsyncram_4pc1:auto_generated.address_a[1]
address_a[2] => altsyncram_4pc1:auto_generated.address_a[2]
address_a[3] => altsyncram_4pc1:auto_generated.address_a[3]
address_a[4] => altsyncram_4pc1:auto_generated.address_a[4]
address_a[5] => altsyncram_4pc1:auto_generated.address_a[5]
address_a[6] => altsyncram_4pc1:auto_generated.address_a[6]
address_a[7] => altsyncram_4pc1:auto_generated.address_a[7]
address_a[8] => altsyncram_4pc1:auto_generated.address_a[8]
address_a[9] => altsyncram_4pc1:auto_generated.address_a[9]
address_a[10] => altsyncram_4pc1:auto_generated.address_a[10]
address_a[11] => altsyncram_4pc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4pc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4pc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4pc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4pc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4pc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4pc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4pc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4pc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4pc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4pc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_4pc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_4pc1:auto_generated.q_a[10]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Test_CU|MEMORY:inst5|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE


|Test_CU|MEMORY:inst5|RAM:inst|BUSMUX:inst5
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]


|Test_CU|MEMORY:inst5|RAM:inst|BUSMUX:inst5|lpm_mux:$00000
data[0][0] => mux_9pc:auto_generated.data[0]
data[0][1] => mux_9pc:auto_generated.data[1]
data[0][2] => mux_9pc:auto_generated.data[2]
data[0][3] => mux_9pc:auto_generated.data[3]
data[0][4] => mux_9pc:auto_generated.data[4]
data[0][5] => mux_9pc:auto_generated.data[5]
data[0][6] => mux_9pc:auto_generated.data[6]
data[0][7] => mux_9pc:auto_generated.data[7]
data[0][8] => mux_9pc:auto_generated.data[8]
data[0][9] => mux_9pc:auto_generated.data[9]
data[0][10] => mux_9pc:auto_generated.data[10]
data[0][11] => mux_9pc:auto_generated.data[11]
data[1][0] => mux_9pc:auto_generated.data[12]
data[1][1] => mux_9pc:auto_generated.data[13]
data[1][2] => mux_9pc:auto_generated.data[14]
data[1][3] => mux_9pc:auto_generated.data[15]
data[1][4] => mux_9pc:auto_generated.data[16]
data[1][5] => mux_9pc:auto_generated.data[17]
data[1][6] => mux_9pc:auto_generated.data[18]
data[1][7] => mux_9pc:auto_generated.data[19]
data[1][8] => mux_9pc:auto_generated.data[20]
data[1][9] => mux_9pc:auto_generated.data[21]
data[1][10] => mux_9pc:auto_generated.data[22]
data[1][11] => mux_9pc:auto_generated.data[23]
sel[0] => mux_9pc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9pc:auto_generated.result[0]
result[1] <= mux_9pc:auto_generated.result[1]
result[2] <= mux_9pc:auto_generated.result[2]
result[3] <= mux_9pc:auto_generated.result[3]
result[4] <= mux_9pc:auto_generated.result[4]
result[5] <= mux_9pc:auto_generated.result[5]
result[6] <= mux_9pc:auto_generated.result[6]
result[7] <= mux_9pc:auto_generated.result[7]
result[8] <= mux_9pc:auto_generated.result[8]
result[9] <= mux_9pc:auto_generated.result[9]
result[10] <= mux_9pc:auto_generated.result[10]
result[11] <= mux_9pc:auto_generated.result[11]


|Test_CU|MEMORY:inst5|RAM:inst|BUSMUX:inst5|lpm_mux:$00000|mux_9pc:auto_generated
data[0] => l1_w0_n0_mux_dataout~1.IN1
data[1] => l1_w1_n0_mux_dataout~1.IN1
data[2] => l1_w2_n0_mux_dataout~1.IN1
data[3] => l1_w3_n0_mux_dataout~1.IN1
data[4] => l1_w4_n0_mux_dataout~1.IN1
data[5] => l1_w5_n0_mux_dataout~1.IN1
data[6] => l1_w6_n0_mux_dataout~1.IN1
data[7] => l1_w7_n0_mux_dataout~1.IN1
data[8] => l1_w8_n0_mux_dataout~1.IN1
data[9] => l1_w9_n0_mux_dataout~1.IN1
data[10] => l1_w10_n0_mux_dataout~1.IN1
data[11] => l1_w11_n0_mux_dataout~1.IN1
data[12] => l1_w0_n0_mux_dataout~0.IN1
data[13] => l1_w1_n0_mux_dataout~0.IN1
data[14] => l1_w2_n0_mux_dataout~0.IN1
data[15] => l1_w3_n0_mux_dataout~0.IN1
data[16] => l1_w4_n0_mux_dataout~0.IN1
data[17] => l1_w5_n0_mux_dataout~0.IN1
data[18] => l1_w6_n0_mux_dataout~0.IN1
data[19] => l1_w7_n0_mux_dataout~0.IN1
data[20] => l1_w8_n0_mux_dataout~0.IN1
data[21] => l1_w9_n0_mux_dataout~0.IN1
data[22] => l1_w10_n0_mux_dataout~0.IN1
data[23] => l1_w11_n0_mux_dataout~0.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout~0.IN0
sel[0] => _~0.IN0
sel[0] => l1_w10_n0_mux_dataout~0.IN0
sel[0] => _~1.IN0
sel[0] => l1_w11_n0_mux_dataout~0.IN0
sel[0] => _~2.IN0
sel[0] => l1_w1_n0_mux_dataout~0.IN0
sel[0] => _~3.IN0
sel[0] => l1_w2_n0_mux_dataout~0.IN0
sel[0] => _~4.IN0
sel[0] => l1_w3_n0_mux_dataout~0.IN0
sel[0] => _~5.IN0
sel[0] => l1_w4_n0_mux_dataout~0.IN0
sel[0] => _~6.IN0
sel[0] => l1_w5_n0_mux_dataout~0.IN0
sel[0] => _~7.IN0
sel[0] => l1_w6_n0_mux_dataout~0.IN0
sel[0] => _~8.IN0
sel[0] => l1_w7_n0_mux_dataout~0.IN0
sel[0] => _~9.IN0
sel[0] => l1_w8_n0_mux_dataout~0.IN0
sel[0] => _~10.IN0
sel[0] => l1_w9_n0_mux_dataout~0.IN0
sel[0] => _~11.IN0


|Test_CU|MEMORY:inst5|RAM:inst|lpm_dff5:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]


|Test_CU|MEMORY:inst5|RAM:inst|lpm_dff5:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE


