<stg><name>C_drain_IO_L1_out_boundary</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_C_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64">
<![CDATA[
:2  %local_C_V = alloca [512 x i64], align 8

]]></Node>
<StgValue><ssdm name="local_C_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %local_C_V, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln1707"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln1598"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.i:0  %indvar_flatten = phi i11 [ 0, %0 ], [ %add_ln1598, %hls_label_15 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.i:1  %p_0122_0_i = phi i7 [ 0, %0 ], [ %select_ln1371_6, %hls_label_15 ]

]]></Node>
<StgValue><ssdm name="p_0122_0_i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i:2  %p_071_0_i = phi i5 [ 0, %0 ], [ %c7_V, %hls_label_15 ]

]]></Node>
<StgValue><ssdm name="p_071_0_i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:3  %icmp_ln1598 = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln1598"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:4  %add_ln1598 = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln1598"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln1598, label %.preheader.i4.0.preheader, label %hls_label_15

]]></Node>
<StgValue><ssdm name="br_ln1598"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_15:0  %c6_V = add i7 1, %p_0122_0_i

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_15:2  %icmp_ln1600 = icmp eq i5 %p_071_0_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln1600"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_15:3  %select_ln1371 = select i1 %icmp_ln1600, i5 0, i5 %p_071_0_i

]]></Node>
<StgValue><ssdm name="select_ln1371"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_15:4  %select_ln1371_6 = select i1 %icmp_ln1600, i7 %c6_V, i7 %p_0122_0_i

]]></Node>
<StgValue><ssdm name="select_ln1371_6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_15:5  %zext_ln544_mid2_v = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %select_ln1371_6, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="zext_ln544_mid2_v"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7">
<![CDATA[
hls_label_15:6  %trunc_ln1371 = trunc i7 %select_ln1371_6 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln1371"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_15:9  %tmp_22 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln1371, i5 %zext_ln544_mid2_v)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="10">
<![CDATA[
hls_label_15:10  %zext_ln321 = zext i10 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_15:11  %local_C_V_addr_1 = getelementptr [512 x i64]* %local_C_V, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="local_C_V_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="9">
<![CDATA[
hls_label_15:12  %buf_data_V = load i64* %local_C_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="buf_data_V"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_15:22  %c7_V = add i5 1, %select_ln1371

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="9">
<![CDATA[
hls_label_15:12  %buf_data_V = load i64* %local_C_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="buf_data_V"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
<literal name="trunc_ln1371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
hls_label_15:13  %buf_data_split_0_V = trunc i64 %buf_data_V to i32

]]></Node>
<StgValue><ssdm name="buf_data_split_0_V"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
<literal name="trunc_ln1371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_15:14  %buf_data_split_1_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %buf_data_V, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="buf_data_split_1_V"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_15:15  %tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_C_drain_local_in_V)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
hls_label_15:16  %buf_data_split_1_V_26 = bitcast float %tmp to i32

]]></Node>
<StgValue><ssdm name="buf_data_split_1_V_26"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_15:17  %buf_data_split_1_V_29 = select i1 %trunc_ln1371, i32 %buf_data_split_1_V_26, i32 %buf_data_split_1_V

]]></Node>
<StgValue><ssdm name="buf_data_split_1_V_29"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_15:18  %buf_data_split_1_V_30 = select i1 %trunc_ln1371, i32 %buf_data_split_0_V, i32 %buf_data_split_1_V_26

]]></Node>
<StgValue><ssdm name="buf_data_split_1_V_30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_15:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_15:7  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_15:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln1601"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_15:19  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %buf_data_split_1_V_29, i32 %buf_data_split_1_V_30)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="64">
<![CDATA[
hls_label_15:20  store i64 %p_Result_s, i64* %local_C_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln1617"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_15:21  %empty_447 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
hls_label_15:23  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln1600"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i4.0.preheader:0  br label %.preheader.i4.0

]]></Node>
<StgValue><ssdm name="br_ln1660"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.i4.0:0  %indvar_flatten6 = phi i10 [ %add_ln1660, %hls_label_18 ], [ 0, %.preheader.i4.0.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i4.0:1  %p_055_0_i_0 = phi i5 [ %select_ln544_9, %hls_label_18 ], [ 0, %.preheader.i4.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_055_0_i_0"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.i4.0:2  %p_045_0_i_0 = phi i6 [ %add_ln700_8, %hls_label_18 ], [ 0, %.preheader.i4.0.preheader ]

]]></Node>
<StgValue><ssdm name="p_045_0_i_0"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i4.0:3  %icmp_ln1660 = icmp eq i10 %indvar_flatten6, -512

]]></Node>
<StgValue><ssdm name="icmp_ln1660"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i4.0:4  %add_ln1660 = add i10 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="add_ln1660"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i4.0:5  br i1 %icmp_ln1660, label %C_drain_IO_L1_out_inter_trans_boundary.exit, label %hls_label_18

]]></Node>
<StgValue><ssdm name="br_ln1660"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_18:0  %add_ln700 = add i5 %p_055_0_i_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_18:2  %icmp_ln1662 = icmp eq i6 %p_045_0_i_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln1662"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_18:3  %select_ln544 = select i1 %icmp_ln1662, i6 0, i6 %p_045_0_i_0

]]></Node>
<StgValue><ssdm name="select_ln544"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_18:4  %select_ln544_9 = select i1 %icmp_ln1662, i5 %add_ln700, i5 %p_055_0_i_0

]]></Node>
<StgValue><ssdm name="select_ln544_9"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_18:16  %add_ln700_8 = add i6 %select_ln544, 1

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_18:5  %tmp_23 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln544_9, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="10">
<![CDATA[
hls_label_18:6  %zext_ln1662 = zext i10 %tmp_23 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1662"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="6">
<![CDATA[
hls_label_18:9  %zext_ln321_11 = zext i6 %select_ln544 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_11"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_18:10  %add_ln321 = add i11 %zext_ln321_11, %zext_ln1662

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="11">
<![CDATA[
hls_label_18:11  %zext_ln321_12 = zext i11 %add_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_12"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:12  %local_C_V_addr = getelementptr [512 x i64]* %local_C_V, i64 0, i64 %zext_ln321_12

]]></Node>
<StgValue><ssdm name="local_C_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="9">
<![CDATA[
hls_label_18:13  %tmp_V = load i64* %local_C_V_addr, align 8

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_18:1  %empty_448 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_18:7  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_18:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln1663"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="9">
<![CDATA[
hls_label_18:13  %tmp_V = load i64* %local_C_V_addr, align 8

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:14  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %fifo_C_drain_out_V_V, i64 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln1666"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_18:15  %empty_449 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1660" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
hls_label_18:17  br label %.preheader.i4.0

]]></Node>
<StgValue><ssdm name="br_ln1662"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
C_drain_IO_L1_out_inter_trans_boundary.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln1725"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
