DSCH3
VERSION 12/1/2015 11:39:01 AM
BB(-180,30,695,153)
SYM  #and2
BB(510,45,545,65)
TITLE 522 56  #and2_1
MODEL 402
PROP                                                                                                                                   
REC(500,30,0,0, )
VIS 0
PIN(510,60,0.000,0.000)b
PIN(510,50,0.000,0.000)a
PIN(545,55,0.090,0.000)s
LIG(510,60,518,60)
LIG(518,45,518,65)
LIG(538,55,545,55)
LIG(537,57,534,61)
LIG(538,55,537,57)
LIG(537,53,538,55)
LIG(534,49,537,53)
LIG(529,46,534,49)
LIG(534,61,529,64)
LIG(529,64,518,65)
LIG(518,45,529,46)
LIG(510,50,518,50)
VLG  and and2(out,a,b);
FSYM
SYM  #xor2
BB(510,70,545,90)
TITLE 527 80  #xor2_2
MODEL 602
PROP                                                                                                                                   
REC(555,15,0,0, )
VIS 0
PIN(510,75,0.000,0.000)a
PIN(510,85,0.000,0.000)b
PIN(545,80,0.090,0.000)out
LIG(518,87,514,90)
LIG(522,87,518,90)
LIG(538,80,545,80)
LIG(537,82,534,86)
LIG(538,80,537,82)
LIG(537,78,538,80)
LIG(534,74,537,78)
LIG(529,71,534,74)
LIG(534,86,529,89)
LIG(529,89,518,90)
LIG(518,70,529,71)
LIG(524,83,522,87)
LIG(518,70,522,73)
LIG(522,73,524,77)
LIG(524,77,525,80)
LIG(525,80,524,83)
LIG(514,70,518,73)
LIG(518,73,520,77)
LIG(520,77,521,80)
LIG(521,80,520,83)
LIG(520,83,518,87)
LIG(510,75,519,75)
LIG(510,85,519,85)
VLG  xor xor2(out,a,b);
FSYM
SYM  #and2
BB(555,75,590,95)
TITLE 567 86  #&
MODEL 402
PROP                                                                                                                                   
REC(555,15,0,0, )
VIS 0
PIN(555,90,0.000,0.000)b
PIN(555,80,0.000,0.000)a
PIN(590,85,0.090,0.140)s
LIG(555,90,563,90)
LIG(563,75,563,95)
LIG(583,85,590,85)
LIG(582,87,579,91)
LIG(583,85,582,87)
LIG(582,83,583,85)
LIG(579,79,582,83)
LIG(574,76,579,79)
LIG(579,91,574,94)
LIG(574,94,563,95)
LIG(563,75,574,76)
LIG(555,80,563,80)
VLG  and and2(out,a,b);
FSYM
SYM  #dreg
BB(590,100,620,125)
TITLE 602 108  #dreg2
MODEL 860
PROP                                                                                                                                   
REC(565,90,0,0,r)
VIS 5
PIN(590,105,0.000,0.000)D
PIN(590,115,0.000,0.000)RST
PIN(605,125,0.000,0.000)H
PIN(620,115,0.120,0.070)Q
PIN(620,105,0.120,0.070)nQ
LIG(590,115,595,115)
LIG(590,105,595,105)
LIG(605,125,605,124)
LIG(605,122,605,122)
LIG(615,115,620,115)
LIG(615,105,620,105)
LIG(615,120,595,120)
LIG(615,100,615,120)
LIG(595,100,615,100)
LIG(595,120,595,100)
LIG(604,120,605,118)
LIG(605,118,606,120)
VLG     module dreg(D,RST,H,Q,nQ);
VLG      input D,RST,H;
VLG      output Q,nQ;
VLG     endmodule
FSYM
SYM  #clock
BB(-180,147,-165,153)
TITLE -175 150  #clock2
MODEL 69
PROP   20.00 20.00                                                                                                                               
REC(-178,148,6,4,r)
VIS 1
PIN(-165,150,1.500,3.500)clk2
LIG(-170,150,-165,150)
LIG(-175,148,-177,148)
LIG(-171,148,-173,148)
LIG(-170,147,-170,153)
LIG(-180,153,-180,147)
LIG(-175,152,-175,148)
LIG(-173,148,-173,152)
LIG(-173,152,-175,152)
LIG(-177,152,-179,152)
LIG(-177,148,-177,152)
LIG(-170,153,-180,153)
LIG(-170,147,-180,147)
FSYM
SYM  #dreg
BB(35,85,65,110)
TITLE 47 93  #dreg2
MODEL 860
PROP                                                                                                                                   
REC(10,75,0,0,r)
VIS 5
PIN(35,90,0.000,0.000)D
PIN(35,100,0.000,0.000)RST
PIN(50,110,0.000,0.000)H
PIN(65,100,0.120,0.070)Q
PIN(65,90,0.120,0.070)nQ
LIG(35,100,40,100)
LIG(35,90,40,90)
LIG(50,110,50,109)
LIG(50,107,50,107)
LIG(60,100,65,100)
LIG(60,90,65,90)
LIG(60,105,40,105)
LIG(60,85,60,105)
LIG(40,85,60,85)
LIG(40,105,40,85)
LIG(49,105,50,103)
LIG(50,103,51,105)
VLG     module dreg(D,RST,H,Q,nQ);
VLG      input D,RST,H;
VLG      output Q,nQ;
VLG     endmodule
FSYM
SYM  #and2
BB(0,60,35,80)
TITLE 12 71  #&
MODEL 402
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(0,75,0.000,0.000)b
PIN(0,65,0.000,0.000)a
PIN(35,70,0.090,0.140)s
LIG(0,75,8,75)
LIG(8,60,8,80)
LIG(28,70,35,70)
LIG(27,72,24,76)
LIG(28,70,27,72)
LIG(27,68,28,70)
LIG(24,64,27,68)
LIG(19,61,24,64)
LIG(24,76,19,79)
LIG(19,79,8,80)
LIG(8,60,19,61)
LIG(0,65,8,65)
VLG  and and2(out,a,b);
FSYM
SYM  #xor2
BB(-45,55,-10,75)
TITLE -28 65  #xor2_2
MODEL 602
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(-45,60,0.000,0.000)a
PIN(-45,70,0.000,0.000)b
PIN(-10,65,0.090,0.000)out
LIG(-37,72,-41,75)
LIG(-33,72,-37,75)
LIG(-17,65,-10,65)
LIG(-18,67,-21,71)
LIG(-17,65,-18,67)
LIG(-18,63,-17,65)
LIG(-21,59,-18,63)
LIG(-26,56,-21,59)
LIG(-21,71,-26,74)
LIG(-26,74,-37,75)
LIG(-37,55,-26,56)
LIG(-31,68,-33,72)
LIG(-37,55,-33,58)
LIG(-33,58,-31,62)
LIG(-31,62,-30,65)
LIG(-30,65,-31,68)
LIG(-41,55,-37,58)
LIG(-37,58,-35,62)
LIG(-35,62,-34,65)
LIG(-34,65,-35,68)
LIG(-35,68,-37,72)
LIG(-45,60,-36,60)
LIG(-45,70,-36,70)
VLG  xor xor2(out,a,b);
FSYM
SYM  #and2
BB(-45,30,-10,50)
TITLE -33 41  #and2_1
MODEL 402
PROP                                                                                                                                   
REC(-55,15,0,0, )
VIS 0
PIN(-45,45,0.000,0.000)b
PIN(-45,35,0.000,0.000)a
PIN(-10,40,0.090,0.000)s
LIG(-45,45,-37,45)
LIG(-37,30,-37,50)
LIG(-17,40,-10,40)
LIG(-18,42,-21,46)
LIG(-17,40,-18,42)
LIG(-18,38,-17,40)
LIG(-21,34,-18,38)
LIG(-26,31,-21,34)
LIG(-21,46,-26,49)
LIG(-26,49,-37,50)
LIG(-37,30,-26,31)
LIG(-45,35,-37,35)
VLG  and and2(out,a,b);
FSYM
SYM  #and2
BB(135,45,170,65)
TITLE 147 56  #and2_1
MODEL 402
PROP                                                                                                                                   
REC(125,30,0,0, )
VIS 0
PIN(135,60,0.000,0.000)b
PIN(135,50,0.000,0.000)a
PIN(170,55,0.090,0.000)s
LIG(135,60,143,60)
LIG(143,45,143,65)
LIG(163,55,170,55)
LIG(162,57,159,61)
LIG(163,55,162,57)
LIG(162,53,163,55)
LIG(159,49,162,53)
LIG(154,46,159,49)
LIG(159,61,154,64)
LIG(154,64,143,65)
LIG(143,45,154,46)
LIG(135,50,143,50)
VLG  and and2(out,a,b);
FSYM
SYM  #xor2
BB(135,70,170,90)
TITLE 152 80  #xor2_2
MODEL 602
PROP                                                                                                                                   
REC(180,15,0,0, )
VIS 0
PIN(135,75,0.000,0.000)a
PIN(135,85,0.000,0.000)b
PIN(170,80,0.090,0.000)out
LIG(143,87,139,90)
LIG(147,87,143,90)
LIG(163,80,170,80)
LIG(162,82,159,86)
LIG(163,80,162,82)
LIG(162,78,163,80)
LIG(159,74,162,78)
LIG(154,71,159,74)
LIG(159,86,154,89)
LIG(154,89,143,90)
LIG(143,70,154,71)
LIG(149,83,147,87)
LIG(143,70,147,73)
LIG(147,73,149,77)
LIG(149,77,150,80)
LIG(150,80,149,83)
LIG(139,70,143,73)
LIG(143,73,145,77)
LIG(145,77,146,80)
LIG(146,80,145,83)
LIG(145,83,143,87)
LIG(135,75,144,75)
LIG(135,85,144,85)
VLG  xor xor2(out,a,b);
FSYM
SYM  #and2
BB(180,75,215,95)
TITLE 192 86  #&
MODEL 402
PROP                                                                                                                                   
REC(180,15,0,0, )
VIS 0
PIN(180,90,0.000,0.000)b
PIN(180,80,0.000,0.000)a
PIN(215,85,0.090,0.140)s
LIG(180,90,188,90)
LIG(188,75,188,95)
LIG(208,85,215,85)
LIG(207,87,204,91)
LIG(208,85,207,87)
LIG(207,83,208,85)
LIG(204,79,207,83)
LIG(199,76,204,79)
LIG(204,91,199,94)
LIG(199,94,188,95)
LIG(188,75,199,76)
LIG(180,80,188,80)
VLG  and and2(out,a,b);
FSYM
SYM  #dreg
BB(215,100,245,125)
TITLE 227 108  #dreg2
MODEL 860
PROP                                                                                                                                   
REC(190,90,0,0,r)
VIS 5
PIN(215,105,0.000,0.000)D
PIN(215,115,0.000,0.000)RST
PIN(230,125,0.000,0.000)H
PIN(245,115,0.120,0.070)Q
PIN(245,105,0.120,0.070)nQ
LIG(215,115,220,115)
LIG(215,105,220,105)
LIG(230,125,230,124)
LIG(230,122,230,122)
LIG(240,115,245,115)
LIG(240,105,245,105)
LIG(240,120,220,120)
LIG(240,100,240,120)
LIG(220,100,240,100)
LIG(220,120,220,100)
LIG(229,120,230,118)
LIG(230,118,231,120)
VLG     module dreg(D,RST,H,Q,nQ);
VLG      input D,RST,H;
VLG      output Q,nQ;
VLG     endmodule
FSYM
SYM  #dreg
BB(400,100,430,125)
TITLE 412 108  #dreg2
MODEL 860
PROP                                                                                                                                   
REC(375,90,0,0,r)
VIS 5
PIN(400,105,0.000,0.000)D
PIN(400,115,0.000,0.000)RST
PIN(415,125,0.000,0.000)H
PIN(430,115,0.120,0.070)Q
PIN(430,105,0.120,0.070)nQ
LIG(400,115,405,115)
LIG(400,105,405,105)
LIG(415,125,415,124)
LIG(415,122,415,122)
LIG(425,115,430,115)
LIG(425,105,430,105)
LIG(425,120,405,120)
LIG(425,100,425,120)
LIG(405,100,425,100)
LIG(405,120,405,100)
LIG(414,120,415,118)
LIG(415,118,416,120)
VLG     module dreg(D,RST,H,Q,nQ);
VLG      input D,RST,H;
VLG      output Q,nQ;
VLG     endmodule
FSYM
SYM  #and2
BB(365,75,400,95)
TITLE 377 86  #&
MODEL 402
PROP                                                                                                                                   
REC(365,15,0,0, )
VIS 0
PIN(365,90,0.000,0.000)b
PIN(365,80,0.000,0.000)a
PIN(400,85,0.090,0.140)s
LIG(365,90,373,90)
LIG(373,75,373,95)
LIG(393,85,400,85)
LIG(392,87,389,91)
LIG(393,85,392,87)
LIG(392,83,393,85)
LIG(389,79,392,83)
LIG(384,76,389,79)
LIG(389,91,384,94)
LIG(384,94,373,95)
LIG(373,75,384,76)
LIG(365,80,373,80)
VLG  and and2(out,a,b);
FSYM
SYM  #xor2
BB(320,70,355,90)
TITLE 337 80  #xor2_2
MODEL 602
PROP                                                                                                                                   
REC(365,15,0,0, )
VIS 0
PIN(320,75,0.000,0.000)a
PIN(320,85,0.000,0.000)b
PIN(355,80,0.090,0.000)out
LIG(328,87,324,90)
LIG(332,87,328,90)
LIG(348,80,355,80)
LIG(347,82,344,86)
LIG(348,80,347,82)
LIG(347,78,348,80)
LIG(344,74,347,78)
LIG(339,71,344,74)
LIG(344,86,339,89)
LIG(339,89,328,90)
LIG(328,70,339,71)
LIG(334,83,332,87)
LIG(328,70,332,73)
LIG(332,73,334,77)
LIG(334,77,335,80)
LIG(335,80,334,83)
LIG(324,70,328,73)
LIG(328,73,330,77)
LIG(330,77,331,80)
LIG(331,80,330,83)
LIG(330,83,328,87)
LIG(320,75,329,75)
LIG(320,85,329,85)
VLG  xor xor2(out,a,b);
FSYM
SYM  #and2
BB(320,45,355,65)
TITLE 332 56  #and2_1
MODEL 402
PROP                                                                                                                                   
REC(310,30,0,0, )
VIS 0
PIN(320,60,0.000,0.000)b
PIN(320,50,0.000,0.000)a
PIN(355,55,0.090,0.000)s
LIG(320,60,328,60)
LIG(328,45,328,65)
LIG(348,55,355,55)
LIG(347,57,344,61)
LIG(348,55,347,57)
LIG(347,53,348,55)
LIG(344,49,347,53)
LIG(339,46,344,49)
LIG(344,61,339,64)
LIG(339,64,328,65)
LIG(328,45,339,46)
LIG(320,50,328,50)
VLG  and and2(out,a,b);
FSYM
CNC(-105 150)
CNC(605 150)
CNC(415 150)
CNC(230 150)
CNC(-45 50)
CNC(75 100)
CNC(-55 70)
CNC(125 85)
CNC(255 115)
CNC(135 65)
CNC(320 65)
CNC(440 115)
CNC(310 85)
CNC(510 65)
CNC(630 115)
CNC(50 150)
LIG(-105,150,50,150)
LIG(605,150,695,150)
LIG(-165,150,-105,150)
LIG(-105,120,-105,150)
LIG(605,125,605,150)
LIG(415,150,605,150)
LIG(415,125,415,150)
LIG(230,150,415,150)
LIG(290,85,310,85)
LIG(50,150,230,150)
LIG(590,115,485,115)
LIG(540,100,485,100)
LIG(540,90,540,100)
LIG(555,90,540,90)
LIG(500,85,510,85)
LIG(500,50,500,85)
LIG(510,50,500,50)
LIG(630,115,640,115)
LIG(620,115,630,115)
LIG(230,125,230,150)
LIG(50,110,50,150)
LIG(-10,65,0,65)
LIG(35,70,35,90)
LIG(-45,60,-45,50)
LIG(-45,50,75,50)
LIG(-45,50,-45,45)
LIG(-75,70,-55,70)
LIG(75,50,75,100)
LIG(65,100,75,100)
LIG(75,100,85,100)
LIG(-45,35,-55,35)
LIG(-55,35,-55,70)
LIG(-55,70,-45,70)
LIG(0,75,-15,75)
LIG(-15,75,-15,85)
LIG(-15,85,-70,85)
LIG(35,100,-70,100)
LIG(215,115,110,115)
LIG(165,100,110,100)
LIG(165,90,165,100)
LIG(180,90,165,90)
LIG(125,85,135,85)
LIG(125,50,125,85)
LIG(135,50,125,50)
LIG(255,115,265,115)
LIG(245,115,255,115)
LIG(255,65,255,115)
LIG(105,85,125,85)
LIG(135,65,135,60)
LIG(135,65,255,65)
LIG(135,75,135,65)
LIG(215,85,215,105)
LIG(170,80,180,80)
LIG(355,80,365,80)
LIG(400,85,400,105)
LIG(320,75,320,65)
LIG(320,65,440,65)
LIG(320,65,320,60)
LIG(440,65,440,115)
LIG(430,115,440,115)
LIG(440,115,450,115)
LIG(320,50,310,50)
LIG(310,50,310,85)
LIG(310,85,320,85)
LIG(365,90,350,90)
LIG(350,90,350,100)
LIG(350,100,295,100)
LIG(400,115,295,115)
LIG(545,80,555,80)
LIG(590,85,590,105)
LIG(510,75,510,65)
LIG(510,65,630,65)
LIG(510,65,510,60)
LIG(630,65,630,115)
FFIG Z:\home\jeff\git_repos\clock_work\work.sch
