EN idea NULL /home/haitham/VHDL_LAB/submission_template/submit/direct/idea.vhd sub00/vhpl02 1685290526
AR addop behavioral /home/haitham/VHDL_LAB/submission_template/submit/direct/addop.vhd sub00/vhpl07 1685291083
EN mulop NULL /home/haitham/VHDL_LAB/submission_template/submit/direct/mulop.vhd sub00/vhpl00 1685290516
AR module behavioral /home/haitham/VHDL_LAB/submission_template/submit/direct/module.vhd sub00/vhpl09 1684752455
EN trafo NULL /home/haitham/VHDL_LAB/submission_template/submit/direct/trafo.vhd sub00/vhpl10 1685290524
AR round behavioral /home/haitham/VHDL_LAB/submission_template/submit/direct/round.vhd sub00/vhpl13 1685290523
EN addop NULL /home/haitham/VHDL_LAB/submission_template/submit/direct/addop.vhd sub00/vhpl06 1685291082
AR trafo behavioral /home/haitham/VHDL_LAB/submission_template/submit/direct/trafo.vhd sub00/vhpl11 1685290525
EN round NULL /home/haitham/VHDL_LAB/submission_template/submit/direct/round.vhd sub00/vhpl12 1685290522
EN module NULL /home/haitham/VHDL_LAB/submission_template/submit/direct/module.vhd sub00/vhpl08 1684752454
EN xorop NULL /home/haitham/VHDL_LAB/submission_template/submit/direct/xorop.vhd sub00/vhpl04 1685290520
AR mulop behavioral /home/haitham/VHDL_LAB/submission_template/submit/direct/mulop.vhd sub00/vhpl01 1685290517
AR idea structural /home/haitham/VHDL_LAB/submission_template/submit/direct/idea.vhd sub00/vhpl03 1685290527
AR xorop behavioral /home/haitham/VHDL_LAB/submission_template/submit/direct/xorop.vhd sub00/vhpl05 1685290521
