<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › jazz.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>jazz.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1995 - 1998 by Andreas Busse and Ralf Baechle</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_JAZZ_H</span>
<span class="cp">#define __ASM_JAZZ_H</span>

<span class="cm">/*</span>
<span class="cm"> * The addresses below are virtual address. The mappings are</span>
<span class="cm"> * created on startup via wired entries in the tlb. The Mips</span>
<span class="cm"> * Magnum R3000 and R4000 machines are similar in many aspects,</span>
<span class="cm"> * but many hardware register are accessible at 0xb9000000 in</span>
<span class="cm"> * instead of 0xe0000000.</span>
<span class="cm"> */</span>

<span class="cp">#define JAZZ_LOCAL_IO_SPACE     0xe0000000</span>

<span class="cm">/*</span>
<span class="cm"> * Revision numbers in PICA_ASIC_REVISION</span>
<span class="cm"> *</span>
<span class="cm"> * 0xf0000000 - Rev1</span>
<span class="cm"> * 0xf0000001 - Rev2</span>
<span class="cm"> * 0xf0000002 - Rev3</span>
<span class="cm"> */</span>
<span class="cp">#define PICA_ASIC_REVISION      0xe0000008</span>

<span class="cm">/*</span>
<span class="cm"> * The segments of the seven segment LED are mapped</span>
<span class="cm"> * to the control bits as follows:</span>
<span class="cm"> *</span>
<span class="cm"> *         (7)</span>
<span class="cm"> *      ---------</span>
<span class="cm"> *      |       |</span>
<span class="cm"> *  (2) |       | (6)</span>
<span class="cm"> *      |  (1)  |</span>
<span class="cm"> *      ---------</span>
<span class="cm"> *      |       |</span>
<span class="cm"> *  (3) |       | (5)</span>
<span class="cm"> *      |  (4)  |</span>
<span class="cm"> *      --------- . (0)</span>
<span class="cm"> */</span>
<span class="cp">#define PICA_LED                0xe000f000</span>

<span class="cm">/*</span>
<span class="cm"> * Some characters for the LED control registers</span>
<span class="cm"> * The original Mips machines seem to have a LED display</span>
<span class="cm"> * with integrated decoder while the Acer machines can</span>
<span class="cm"> * control each of the seven segments and the dot independently.</span>
<span class="cm"> * It&#39;s only a toy, anyway...</span>
<span class="cm"> */</span>
<span class="cp">#define LED_DOT                 0x01</span>
<span class="cp">#define LED_SPACE               0x00</span>
<span class="cp">#define LED_0                   0xfc</span>
<span class="cp">#define LED_1                   0x60</span>
<span class="cp">#define LED_2                   0xda</span>
<span class="cp">#define LED_3                   0xf2</span>
<span class="cp">#define LED_4                   0x66</span>
<span class="cp">#define LED_5                   0xb6</span>
<span class="cp">#define LED_6                   0xbe</span>
<span class="cp">#define LED_7                   0xe0</span>
<span class="cp">#define LED_8                   0xfe</span>
<span class="cp">#define LED_9                   0xf6</span>
<span class="cp">#define LED_A                   0xee</span>
<span class="cp">#define LED_b                   0x3e</span>
<span class="cp">#define LED_C                   0x9c</span>
<span class="cp">#define LED_d                   0x7a</span>
<span class="cp">#define LED_E                   0x9e</span>
<span class="cp">#define LED_F                   0x8e</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">pica_set_led</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">led_register</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">PICA_LED</span><span class="p">;</span>

	<span class="o">*</span><span class="n">led_register</span> <span class="o">=</span> <span class="n">bits</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* !__ASSEMBLY__ */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Base address of the Sonic Ethernet adapter in Jazz machines.</span>
<span class="cm"> */</span>
<span class="cp">#define JAZZ_ETHERNET_BASE  0xe0001000</span>

<span class="cm">/*</span>
<span class="cm"> * Base address of the 53C94 SCSI hostadapter in Jazz machines.</span>
<span class="cm"> */</span>
<span class="cp">#define JAZZ_SCSI_BASE		0xe0002000</span>

<span class="cm">/*</span>
<span class="cm"> * i8042 keyboard controller for JAZZ and PICA chipsets.</span>
<span class="cm"> * This address is just a guess and seems to differ from</span>
<span class="cm"> * other mips machines such as RC3xxx...</span>
<span class="cm"> */</span>
<span class="cp">#define JAZZ_KEYBOARD_ADDRESS   0xe0005000</span>
<span class="cp">#define JAZZ_KEYBOARD_DATA      0xe0005000</span>
<span class="cp">#define JAZZ_KEYBOARD_COMMAND   0xe0005001</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">command</span><span class="p">;</span>
<span class="p">}</span> <span class="n">jazz_keyboard_hardware</span><span class="p">;</span>

<span class="cp">#define jazz_kh ((keyboard_hardware *) JAZZ_KEYBOARD_ADDRESS)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">pad0</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">pad1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">command</span><span class="p">;</span>
<span class="p">}</span> <span class="n">mips_keyboard_hardware</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * For now. Needs to be changed for RC3xxx support. See below.</span>
<span class="cm"> */</span>
<span class="cp">#define keyboard_hardware       jazz_keyboard_hardware</span>

<span class="cp">#endif </span><span class="cm">/* !__ASSEMBLY__ */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * i8042 keyboard controller for most other Mips machines.</span>
<span class="cm"> */</span>
<span class="cp">#define MIPS_KEYBOARD_ADDRESS   0xb9005000</span>
<span class="cp">#define MIPS_KEYBOARD_DATA      0xb9005003</span>
<span class="cp">#define MIPS_KEYBOARD_COMMAND   0xb9005007</span>

<span class="cm">/*</span>
<span class="cm"> * Serial and parallel ports (WD 16C552) on the Mips JAZZ</span>
<span class="cm"> */</span>
<span class="cp">#define JAZZ_SERIAL1_BASE       (unsigned int)0xe0006000</span>
<span class="cp">#define JAZZ_SERIAL2_BASE       (unsigned int)0xe0007000</span>
<span class="cp">#define JAZZ_PARALLEL_BASE      (unsigned int)0xe0008000</span>

<span class="cm">/*</span>
<span class="cm"> * Dummy Device Address. Used in jazzdma.c</span>
<span class="cm"> */</span>
<span class="cp">#define JAZZ_DUMMY_DEVICE       0xe000d000</span>

<span class="cm">/*</span>
<span class="cm"> * JAZZ timer registers and interrupt no.</span>
<span class="cm"> * Note that the hardware timer interrupt is actually on</span>
<span class="cm"> * cpu level 6, but to keep compatibility with PC stuff</span>
<span class="cm"> * it is remapped to vector 0. See arch/mips/kernel/entry.S.</span>
<span class="cm"> */</span>
<span class="cp">#define JAZZ_TIMER_INTERVAL     0xe0000228</span>
<span class="cp">#define JAZZ_TIMER_REGISTER     0xe0000230</span>

<span class="cm">/*</span>
<span class="cm"> * DRAM configuration register</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="cp">#ifdef __MIPSEL__</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bank2</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bank1</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mem_bus_width</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">page_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved1</span> <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
<span class="p">}</span> <span class="n">dram_configuration</span><span class="p">;</span>
<span class="cp">#else </span><span class="cm">/* defined (__MIPSEB__) */</span><span class="cp"></span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved1</span> <span class="o">:</span> <span class="mi">23</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">page_mode</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mem_bus_width</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bank1</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bank2</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
<span class="p">}</span> <span class="n">dram_configuration</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#endif </span><span class="cm">/* !__ASSEMBLY__ */</span><span class="cp"></span>

<span class="cp">#define PICA_DRAM_CONFIG        0xe00fffe0</span>

<span class="cm">/*</span>
<span class="cm"> * JAZZ interrupt control registers</span>
<span class="cm"> */</span>
<span class="cp">#define JAZZ_IO_IRQ_SOURCE      0xe0010000</span>
<span class="cp">#define JAZZ_IO_IRQ_ENABLE      0xe0010002</span>

<span class="cm">/*</span>
<span class="cm"> * JAZZ Interrupt Level definitions</span>
<span class="cm"> *</span>
<span class="cm"> * This is somewhat broken.  For reasons which nobody can remember anymore</span>
<span class="cm"> * we remap the Jazz interrupts to the usual ISA style interrupt numbers.</span>
<span class="cm"> */</span>
<span class="cp">#define JAZZ_IRQ_START          24</span>
<span class="cp">#define JAZZ_IRQ_END            (24 + 9)</span>
<span class="cp">#define JAZZ_PARALLEL_IRQ       (JAZZ_IRQ_START + 0)</span>
<span class="cp">#define JAZZ_FLOPPY_IRQ         (JAZZ_IRQ_START + 1)</span>
<span class="cp">#define JAZZ_SOUND_IRQ          (JAZZ_IRQ_START + 2)</span>
<span class="cp">#define JAZZ_VIDEO_IRQ          (JAZZ_IRQ_START + 3)</span>
<span class="cp">#define JAZZ_ETHERNET_IRQ       (JAZZ_IRQ_START + 4)</span>
<span class="cp">#define JAZZ_SCSI_IRQ           (JAZZ_IRQ_START + 5)</span>
<span class="cp">#define JAZZ_KEYBOARD_IRQ       (JAZZ_IRQ_START + 6)</span>
<span class="cp">#define JAZZ_MOUSE_IRQ          (JAZZ_IRQ_START + 7)</span>
<span class="cp">#define JAZZ_SERIAL1_IRQ        (JAZZ_IRQ_START + 8)</span>
<span class="cp">#define JAZZ_SERIAL2_IRQ        (JAZZ_IRQ_START + 9)</span>

<span class="cp">#define JAZZ_TIMER_IRQ          (MIPS_CPU_IRQ_BASE+6)</span>


<span class="cm">/*</span>
<span class="cm"> * JAZZ DMA Channels</span>
<span class="cm"> * Note: Channels 4...7 are not used with respect to the Acer PICA-61</span>
<span class="cm"> * chipset which does not provide these DMA channels.</span>
<span class="cm"> */</span>
<span class="cp">#define JAZZ_SCSI_DMA           0              </span><span class="cm">/* SCSI */</span><span class="cp"></span>
<span class="cp">#define JAZZ_FLOPPY_DMA         1              </span><span class="cm">/* FLOPPY */</span><span class="cp"></span>
<span class="cp">#define JAZZ_AUDIOL_DMA         2              </span><span class="cm">/* AUDIO L */</span><span class="cp"></span>
<span class="cp">#define JAZZ_AUDIOR_DMA         3              </span><span class="cm">/* AUDIO R */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * JAZZ R4030 MCT_ADR chip (DMA controller)</span>
<span class="cm"> * Note: Virtual Addresses !</span>
<span class="cm"> */</span>
<span class="cp">#define JAZZ_R4030_CONFIG	0xE0000000	</span><span class="cm">/* R4030 config register */</span><span class="cp"></span>
<span class="cp">#define JAZZ_R4030_REVISION     0xE0000008	</span><span class="cm">/* same as PICA_ASIC_REVISION */</span><span class="cp"></span>
<span class="cp">#define JAZZ_R4030_INV_ADDR	0xE0000010	</span><span class="cm">/* Invalid Address register */</span><span class="cp"></span>

<span class="cp">#define JAZZ_R4030_TRSTBL_BASE  0xE0000018	</span><span class="cm">/* Translation Table Base */</span><span class="cp"></span>
<span class="cp">#define JAZZ_R4030_TRSTBL_LIM   0xE0000020	</span><span class="cm">/* Translation Table Limit */</span><span class="cp"></span>
<span class="cp">#define JAZZ_R4030_TRSTBL_INV   0xE0000028	</span><span class="cm">/* Translation Table Invalidate */</span><span class="cp"></span>

<span class="cp">#define JAZZ_R4030_CACHE_MTNC   0xE0000030	</span><span class="cm">/* Cache Maintenance */</span><span class="cp"></span>
<span class="cp">#define JAZZ_R4030_R_FAIL_ADDR  0xE0000038	</span><span class="cm">/* Remote Failed Address */</span><span class="cp"></span>
<span class="cp">#define JAZZ_R4030_M_FAIL_ADDR  0xE0000040	</span><span class="cm">/* Memory Failed Address */</span><span class="cp"></span>

<span class="cp">#define JAZZ_R4030_CACHE_PTAG   0xE0000048	</span><span class="cm">/* I/O Cache Physical Tag */</span><span class="cp"></span>
<span class="cp">#define JAZZ_R4030_CACHE_LTAG   0xE0000050	</span><span class="cm">/* I/O Cache Logical Tag */</span><span class="cp"></span>
<span class="cp">#define JAZZ_R4030_CACHE_BMASK  0xE0000058	</span><span class="cm">/* I/O Cache Byte Mask */</span><span class="cp"></span>
<span class="cp">#define JAZZ_R4030_CACHE_BWIN   0xE0000060	</span><span class="cm">/* I/O Cache Buffer Window */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Remote Speed Registers.</span>
<span class="cm"> *</span>
<span class="cm"> *  0: free,      1: Ethernet,  2: SCSI,      3: Floppy,</span>
<span class="cm"> *  4: RTC,       5: Kb./Mouse  6: serial 1,  7: serial 2,</span>
<span class="cm"> *  8: parallel,  9: NVRAM,    10: CPU,      11: PROM,</span>
<span class="cm"> * 12: reserved, 13: free,     14: 7seg LED, 15: ???</span>
<span class="cm"> */</span>
<span class="cp">#define JAZZ_R4030_REM_SPEED	0xE0000070	</span><span class="cm">/* 16 Remote Speed Registers */</span><span class="cp"></span>
						<span class="cm">/* 0xE0000070,78,80... 0xE00000E8 */</span>
<span class="cp">#define JAZZ_R4030_IRQ_ENABLE   0xE00000E8	</span><span class="cm">/* Internal Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define JAZZ_R4030_INVAL_ADDR   0xE0000010	</span><span class="cm">/* Invalid address Register */</span><span class="cp"></span>
<span class="cp">#define JAZZ_R4030_IRQ_SOURCE   0xE0000200	</span><span class="cm">/* Interrupt Source Register */</span><span class="cp"></span>
<span class="cp">#define JAZZ_R4030_I386_ERROR   0xE0000208	</span><span class="cm">/* i386/EISA Bus Error */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Virtual (E)ISA controller address</span>
<span class="cm"> */</span>
<span class="cp">#define JAZZ_EISA_IRQ_ACK	0xE0000238	</span><span class="cm">/* EISA interrupt acknowledge */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Access the R4030 DMA and I/O Controller</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">r4030_delay</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
	<span class="s">&quot;.set</span><span class="se">\t</span><span class="s">noreorder</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;nop</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;nop</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;nop</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;nop</span><span class="se">\n\t</span><span class="s">&quot;</span>
	<span class="s">&quot;.set</span><span class="se">\t</span><span class="s">reorder&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="nf">r4030_read_reg16</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
	<span class="n">r4030_delay</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">r4030_read_reg32</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span><span class="n">addr</span><span class="p">);</span>
	<span class="n">r4030_delay</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">r4030_write_reg16</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">addr</span><span class="p">)</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">r4030_delay</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">r4030_write_reg32</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="p">((</span><span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span><span class="n">addr</span><span class="p">)</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">r4030_delay</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* !__ASSEMBLY__ */</span><span class="cp"></span>

<span class="cp">#define JAZZ_FDC_BASE	0xe0003000</span>
<span class="cp">#define JAZZ_RTC_BASE	0xe0004000</span>
<span class="cp">#define JAZZ_PORT_BASE	0xe2000000</span>

<span class="cp">#define JAZZ_EISA_BASE	0xe3000000</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_JAZZ_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
