##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for DEB_UART_IntClock
		4.3::Critical Path Report for SPIM_1_IntClock
		4.4::Critical Path Report for SPIM_2_IntClock
		4.5::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. DEB_UART_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
		5.4::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
		5.5::Critical Path Report for (SPIM_2_IntClock:R vs. SPIM_2_IntClock:R)
		5.6::Critical Path Report for (DEB_UART_IntClock:R vs. DEB_UART_IntClock:R)
		5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_SAR_1_theACLK            | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_SAR_1_theACLK(routed)    | N/A                   | Target: 1.60 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 62.13 MHz  | Target: 64.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 64.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 64.00 MHz  | 
Clock: CyXTAL                       | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL_32kHz                 | N/A                   | Target: 0.03 MHz   | 
Clock: DEB_UART_IntClock            | Frequency: 58.29 MHz  | Target: 0.46 MHz   | 
Clock: SPIM_1_IntClock              | Frequency: 56.99 MHz  | Target: 8.00 MHz   | 
Clock: SPIM_2_IntClock              | Frequency: 50.85 MHz  | Target: 2.00 MHz   | 
Clock: timer_clock                  | Frequency: 48.89 MHz  | Target: 32.00 MHz  | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 32.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          CyBUS_CLK          15625            -469        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          DEB_UART_IntClock  15625            2390        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          timer_clock        15625            6083        N/A              N/A         N/A              N/A         N/A              N/A         
DEB_UART_IntClock  DEB_UART_IntClock  2.17188e+006     2154719     N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_1_IntClock    SPIM_1_IntClock    125000           107454      N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_2_IntClock    SPIM_2_IntClock    500000           480336      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock        timer_clock        31250            10795       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase   
-----------  ------------  -----------------  
MISO(0)_PAD  26509         SPIM_2_IntClock:R  
MISO(0)_PAD  20296         SPIM_1_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name             Clock to Out  Clock Name:Phase               
--------------------  ------------  -----------------------------  
BREAK0(0)_PAD         29867         timer_clock:R                  
BREAK1(0)_PAD         28782         timer_clock:R                  
CW0(0)_PAD            24280         timer_clock:R                  
CW1(0)_PAD            22740         timer_clock:R                  
CycleStart(0)_PAD     23364         CyBUS_CLK:R                    
DOF9_CS(0)_PAD        35754         SPIM_2_IntClock:R              
DOF9_CS(0)_PAD        32745         CyBUS_CLK:R                    
DRV_ENA(0)_PAD        25095         CyBUS_CLK:R                    
EM_STOP(0)_PAD        24783         CyBUS_CLK:R                    
MOSI(0)_PAD           35839         SPIM_2_IntClock:R              
MOSI(0)_PAD           30621         SPIM_1_IntClock:R              
MOTOR_EN(0)_PAD       26031         CyBUS_CLK:R                    
PIC_CS(0)_PAD         35158         SPIM_2_IntClock:R              
PIC_CS(0)_PAD         32143         CyBUS_CLK:R                    
PWMOUT0(0)_PAD        27172         timer_clock:R                  
PWMOUT1(0)_PAD        24295         timer_clock:R                  
SCLK(0)_PAD           32088         CyBUS_CLK:R                    
SCLK(0)_PAD           28530         SPIM_1_IntClock:R              
SCLK(0)_PAD           28525         SPIM_2_IntClock:R              
SS0(0)_PAD            31345         CyBUS_CLK:R                    
SS0(0)_PAD            30692         SPIM_1_IntClock:R              
SS1(0)_PAD            32317         CyBUS_CLK:R                    
SS1(0)_PAD            31648         SPIM_1_IntClock:R              
SubCycleStart(0)_PAD  20290         timer_clock(fixed-function):R  
Tx_1(0)_PAD           35354         DEB_UART_IntClock:R            
psoc_nop(0)_PAD       24120         timer_clock:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.13 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     11395

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11864
-------------------------------------   ----- 
End-of-path arrival time (ps)           11864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3234   6734   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  11864   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  11864   -469  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock         datapathcell16      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for DEB_UART_IntClock
***********************************************
Clock: DEB_UART_IntClock
Frequency: 58.29 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_1\/q
Path End       : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2154719p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165685

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10966
-------------------------------------   ----- 
End-of-path arrival time (ps)           10966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_1\/q                      macrocell106     1250   1250  2154719  RISE       1
\DEB_UART:BUART:counter_load_not\/main_0           macrocell29      4077   5327  2154719  RISE       1
\DEB_UART:BUART:counter_load_not\/q                macrocell29      3350   8677  2154719  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell19   2289  10966  2154719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIM_1_IntClock
*********************************************
Clock: SPIM_1_IntClock
Frequency: 56.99 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 107454p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9066
-------------------------------------   ---- 
End-of-path arrival time (ps)           9066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q             macrocell76     1250   1250  107454  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell9   7816   9066  107454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPIM_2_IntClock
*********************************************
Clock: SPIM_2_IntClock
Frequency: 50.85 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 480336p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 491520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           11184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q            macrocell99      1250   1250  480336  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell17   9934  11184  480336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 48.89 MHz | Target: 32.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a1\/q
Path End       : \motor_enc_0:down_pulse\/main_1
Capture Clock  : \motor_enc_0:down_pulse\/clock_0
Path slack     : 10795p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16945
-------------------------------------   ----- 
End-of-path arrival time (ps)           16945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a1\/clock_0                                   macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a1\/q               macrocell41   1250   1250  10795  RISE       1
\motor_enc_0:a_sync_c\/main_0    macrocell1    6007   7257  10795  RISE       1
\motor_enc_0:a_sync_c\/q         macrocell1    3350  10607  10795  RISE       1
\motor_enc_0:down_pulse\/main_1  macrocell53   6339  16945  10795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell53         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     11395

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11864
-------------------------------------   ----- 
End-of-path arrival time (ps)           11864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3234   6734   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  11864   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  11864   -469  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock         datapathcell16      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. DEB_UART_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \DEB_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEB_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2390p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#139 vs. DEB_UART_IntClock:R#2)   15625
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                            synccell         1020   1020   2390  RISE       1
\DEB_UART:BUART:rx_postpoll\/main_2         macrocell33      3103   4123   2390  RISE       1
\DEB_UART:BUART:rx_postpoll\/q              macrocell33      3350   7473   2390  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell20   2292   9765   2390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_270/main_0
Capture Clock  : Net_270/clock_0
Path slack     : 6083p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6083  RISE       1
Net_270/main_0                               macrocell37    3982   6032   6083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell37         0      0  RISE       1


5.4::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 107454p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9066
-------------------------------------   ---- 
End-of-path arrival time (ps)           9066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q             macrocell76     1250   1250  107454  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell9   7816   9066  107454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1


5.5::Critical Path Report for (SPIM_2_IntClock:R vs. SPIM_2_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 480336p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 491520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           11184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q            macrocell99      1250   1250  480336  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell17   9934  11184  480336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1


5.6::Critical Path Report for (DEB_UART_IntClock:R vs. DEB_UART_IntClock:R)
***************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_1\/q
Path End       : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2154719p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165685

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10966
-------------------------------------   ----- 
End-of-path arrival time (ps)           10966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_1\/q                      macrocell106     1250   1250  2154719  RISE       1
\DEB_UART:BUART:counter_load_not\/main_0           macrocell29      4077   5327  2154719  RISE       1
\DEB_UART:BUART:counter_load_not\/q                macrocell29      3350   8677  2154719  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell19   2289  10966  2154719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1


5.7::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a1\/q
Path End       : \motor_enc_0:down_pulse\/main_1
Capture Clock  : \motor_enc_0:down_pulse\/clock_0
Path slack     : 10795p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16945
-------------------------------------   ----- 
End-of-path arrival time (ps)           16945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a1\/clock_0                                   macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a1\/q               macrocell41   1250   1250  10795  RISE       1
\motor_enc_0:a_sync_c\/main_0    macrocell1    6007   7257  10795  RISE       1
\motor_enc_0:a_sync_c\/q         macrocell1    3350  10607  10795  RISE       1
\motor_enc_0:down_pulse\/main_1  macrocell53   6339  16945  10795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell53         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     11395

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11864
-------------------------------------   ----- 
End-of-path arrival time (ps)           11864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3234   6734   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  11864   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  11864   -469  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock         datapathcell16      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \DEB_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEB_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2390p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#139 vs. DEB_UART_IntClock:R#2)   15625
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12155

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                            synccell         1020   1020   2390  RISE       1
\DEB_UART:BUART:rx_postpoll\/main_2         macrocell33      3103   4123   2390  RISE       1
\DEB_UART:BUART:rx_postpoll\/q              macrocell33      3350   7473   2390  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell20   2292   9765   2390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \WDT_detect_com_err:TimerUDB:rstSts:stsreg\/clock
Path slack     : 2678p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     15125

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12447
-------------------------------------   ----- 
End-of-path arrival time (ps)           12447
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500   -469  RISE       1
\WDT_detect_com_err:TimerUDB:status_tc\/main_1         macrocell21      3272   6772   2678  RISE       1
\WDT_detect_com_err:TimerUDB:status_tc\/q              macrocell21      3350  10122   2678  RISE       1
\WDT_detect_com_err:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2326  12447   2678  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:rstSts:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 2831p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      9565

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3234   6734   2831  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 2833p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      9565

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell16   3232   6732   2833  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock         datapathcell16      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_cycle:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_cycle:TimerUDB:rstSts:stsreg\/clock
Path slack     : 3037p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     15125

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12088
-------------------------------------   ----- 
End-of-path arrival time (ps)           12088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell7   2290   2290   3037  RISE       1
\Timer_cycle:TimerUDB:status_tc\/main_1        macrocell6      4140   6430   3037  RISE       1
\Timer_cycle:TimerUDB:status_tc\/q             macrocell6      3350   9780   3037  RISE       1
\Timer_cycle:TimerUDB:rstSts:stsreg\/status_0  statusicell2    2308  12088   3037  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      9565

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell7   2290   2290   3037  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell7   2636   4926   4639  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:timer_enable\/q
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 5227p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      9565

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell96         0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:timer_enable\/q             macrocell96      1250   1250   1927  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell15   3088   4338   5227  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:timer_enable\/q
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 5350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      9565

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell96         0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:timer_enable\/q             macrocell96      1250   1250   1927  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell16   2965   4215   5350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock         datapathcell16      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:timer_enable\/main_3
Capture Clock  : \WDT_detect_com_err:TimerUDB:timer_enable\/clock_0
Path slack     : 5352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500   -469  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/main_3      macrocell96      3263   6763   5352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell96         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \WDT_detect_com_err:TimerUDB:trig_disable\/main_2
Capture Clock  : \WDT_detect_com_err:TimerUDB:trig_disable\/clock_0
Path slack     : 5352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760   -469  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500   -469  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/main_2      macrocell97      3263   6763   5352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell97         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : cycle_start_sig/main_1
Capture Clock  : cycle_start_sig/clock_0
Path slack     : 5685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell7   2290   2290   3037  RISE       1
cycle_start_sig/main_1                         macrocell70     4140   6430   5685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cycle_start_sig/clock_0                                     macrocell70         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 5724p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      9565

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210   4088  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell7   2631   3841   5724  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_270/main_0
Capture Clock  : Net_270/clock_0
Path slack     : 6083p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6083  RISE       1
Net_270/main_0                               macrocell37    3982   6032   6083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \DEB_UART:BUART:rx_state_2\/main_9
Capture Clock  : \DEB_UART:BUART:rx_state_2\/clock_0
Path slack     : 6127p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#139 vs. DEB_UART_IntClock:R#2)   15625
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                    synccell       1020   1020   2390  RISE       1
\DEB_UART:BUART:rx_state_2\/main_9  macrocell114   4968   5988   6127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_2/out
Path End       : \WDT_detect_com_err:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_2/clock                                   synccell            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_2/out                             synccell       1020   1020   6354  RISE       1
\WDT_detect_com_err:TimerUDB:rstSts:stsreg\/clk_en  statusicell5   6151   7171   6354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:rstSts:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_2/out
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 6354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_2/clock                                   synccell            0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_2/out                               synccell         1020   1020   6354  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clk_en  datapathcell15   6151   7171   6354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u0\/clock         datapathcell15      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_2/out
Path End       : \WDT_detect_com_err:TimerUDB:run_mode\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:run_mode\/clock_0
Path slack     : 6354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_2/clock                                   synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_2/out                        synccell      1020   1020   6354  RISE       1
\WDT_detect_com_err:TimerUDB:run_mode\/clk_en  macrocell95   6151   7171   6354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:run_mode\/clock_0              macrocell95         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_2/out
Path End       : \WDT_detect_com_err:TimerUDB:timer_enable\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:timer_enable\/clock_0
Path slack     : 6354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_2/clock                                   synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_2/out                            synccell      1020   1020   6354  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clk_en  macrocell96   6151   7171   6354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell96         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_2/out
Path End       : \WDT_detect_com_err:TimerUDB:trig_disable\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:trig_disable\/clock_0
Path slack     : 6354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_2/clock                                   synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_2/out                            synccell      1020   1020   6354  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clk_en  macrocell97   6151   7171   6354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell97         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_2/out
Path End       : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 6370p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_2/clock                                   synccell            0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_2/out                               synccell         1020   1020   6354  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clk_en  datapathcell16   6135   7155   6370  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sT16:timerdp:u1\/clock         datapathcell16      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_2
Path End       : Net_270/main_2
Capture Clock  : Net_270/clock_0
Path slack     : 6421p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_2  controlcell1   2050   2050   6421  RISE       1
Net_270/main_2                               macrocell37    3644   5694   6421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_1
Path End       : Net_270/main_1
Capture Clock  : Net_270/clock_0
Path slack     : 6422p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_1  controlcell1   2050   2050   6422  RISE       1
Net_270/main_1                               macrocell37    3643   5693   6422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : cycle_start_sig/main_0
Capture Clock  : cycle_start_sig/clock_0
Path slack     : 6736p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210   4088  RISE       1
cycle_start_sig/main_0                                     macrocell70    4169   5379   6736  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cycle_start_sig/clock_0                                     macrocell70         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_1271/main_0
Capture Clock  : Net_1271/clock_0
Path slack     : 6802p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6083  RISE       1
Net_1271/main_0                              macrocell40    3263   5313   6802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1271/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_2134/main_0
Capture Clock  : Net_2134/clock_0
Path slack     : 6802p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6083  RISE       1
Net_2134/main_0                              macrocell68    3263   5313   6802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_288/main_0
Capture Clock  : Net_288/clock_0
Path slack     : 6843p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6083  RISE       1
Net_288/main_0                               macrocell38    3222   5272   6843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_288/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_1274/main_0
Capture Clock  : Net_1274/clock_0
Path slack     : 6843p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6083  RISE       1
Net_1274/main_0                              macrocell39    3222   5272   6843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1274/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_0
Path End       : Net_2135/main_0
Capture Clock  : Net_2135/clock_0
Path slack     : 6843p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   6083  RISE       1
Net_2135/main_0                              macrocell69    3222   5272   6843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2135/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \DEB_UART:BUART:rx_state_0\/main_10
Capture Clock  : \DEB_UART:BUART:rx_state_0\/clock_0
Path slack     : 7054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#139 vs. DEB_UART_IntClock:R#2)   15625
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                     synccell       1020   1020   2390  RISE       1
\DEB_UART:BUART:rx_state_0\/main_10  macrocell111   4041   5061   7054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \DEB_UART:BUART:rx_status_3\/main_7
Capture Clock  : \DEB_UART:BUART:rx_status_3\/clock_0
Path slack     : 7054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#139 vs. DEB_UART_IntClock:R#2)   15625
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                     synccell       1020   1020   2390  RISE       1
\DEB_UART:BUART:rx_status_3\/main_7  macrocell119   4041   5061   7054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_2
Path End       : Net_1271/main_2
Capture Clock  : Net_1271/clock_0
Path slack     : 7139p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_2  controlcell1   2050   2050   6421  RISE       1
Net_1271/main_2                              macrocell40    2926   4976   7139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1271/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_2
Path End       : Net_2134/main_2
Capture Clock  : Net_2134/clock_0
Path slack     : 7139p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_2  controlcell1   2050   2050   6421  RISE       1
Net_2134/main_2                              macrocell68    2926   4976   7139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_1
Path End       : Net_1271/main_1
Capture Clock  : Net_1271/clock_0
Path slack     : 7140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_1  controlcell1   2050   2050   6422  RISE       1
Net_1271/main_1                              macrocell40    2925   4975   7140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1271/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_1
Path End       : Net_2134/main_1
Capture Clock  : Net_2134/clock_0
Path slack     : 7140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_1  controlcell1   2050   2050   6422  RISE       1
Net_2134/main_1                              macrocell68    2925   4975   7140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_3
Path End       : Net_288/main_1
Capture Clock  : Net_288/clock_0
Path slack     : 7173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_3  controlcell1   2050   2050   7173  RISE       1
Net_288/main_1                               macrocell38    2892   4942   7173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_288/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_3
Path End       : Net_1274/main_1
Capture Clock  : Net_1274/clock_0
Path slack     : 7173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_3  controlcell1   2050   2050   7173  RISE       1
Net_1274/main_1                              macrocell39    2892   4942   7173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1274/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_3
Path End       : Net_2135/main_1
Capture Clock  : Net_2135/clock_0
Path slack     : 7173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_3  controlcell1   2050   2050   7173  RISE       1
Net_2135/main_1                              macrocell69    2892   4942   7173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2135/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_4
Path End       : Net_288/main_2
Capture Clock  : Net_288/clock_0
Path slack     : 7180p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_4  controlcell1   2050   2050   7180  RISE       1
Net_288/main_2                               macrocell38    2885   4935   7180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_288/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_4
Path End       : Net_1274/main_2
Capture Clock  : Net_1274/clock_0
Path slack     : 7180p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_4  controlcell1   2050   2050   7180  RISE       1
Net_1274/main_2                              macrocell39    2885   4935   7180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1274/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_0:Sync:ctrl_reg\/control_4
Path End       : Net_2135/main_2
Capture Clock  : Net_2135/clock_0
Path slack     : 7180p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_0:Sync:ctrl_reg\/busclk                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_0:Sync:ctrl_reg\/control_4  controlcell1   2050   2050   7180  RISE       1
Net_2135/main_2                              macrocell69    2885   4935   7180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2135/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC/out
Path End       : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 7224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC/out                         synccell        1020   1020   7224  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell7   5281   6301   7224  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sT8:timerdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_2339/main_2
Capture Clock  : Net_2339/clock_0
Path slack     : 7747p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_1:Sync:ctrl_reg\/busclk                    controlcell6        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_1:Sync:ctrl_reg\/control_1  controlcell6   2050   2050   7747  RISE       1
Net_2339/main_2                              macrocell94    2318   4368   7747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2339/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_2339/main_0
Capture Clock  : Net_2339/clock_0
Path slack     : 7749p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_1:Sync:ctrl_reg\/busclk                    controlcell6        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_1:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   7749  RISE       1
Net_2339/main_0                              macrocell94    2316   4366   7749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2339/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_contl_reg_1:Sync:ctrl_reg\/control_2
Path End       : Net_2339/main_3
Capture Clock  : Net_2339/clock_0
Path slack     : 7761p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\motor_contl_reg_1:Sync:ctrl_reg\/busclk                    controlcell6        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motor_contl_reg_1:Sync:ctrl_reg\/control_2  controlcell6   2050   2050   7761  RISE       1
Net_2339/main_3                              macrocell94    2304   4354   7761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2339/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:timer_enable\/q
Path End       : \WDT_detect_com_err:TimerUDB:timer_enable\/main_1
Capture Clock  : \WDT_detect_com_err:TimerUDB:timer_enable\/clock_0
Path slack     : 7780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell96         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:timer_enable\/q       macrocell96   1250   1250   1927  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/main_1  macrocell96   3085   4335   7780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell96         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:timer_enable\/q
Path End       : \WDT_detect_com_err:TimerUDB:trig_disable\/main_0
Capture Clock  : \WDT_detect_com_err:TimerUDB:trig_disable\/clock_0
Path slack     : 7780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell96         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:timer_enable\/q       macrocell96   1250   1250   1927  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/main_0  macrocell97   3085   4335   7780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell97         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cycle_start_sig/q
Path End       : \motor_enc_0:re_load1\/main_0
Capture Clock  : \motor_enc_0:re_load1\/clock_0
Path slack     : 7950p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cycle_start_sig/clock_0                                     macrocell70         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
cycle_start_sig/q              macrocell70   1250   1250   7950  RISE       1
\motor_enc_0:re_load1\/main_0  macrocell49   2915   4165   7950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \DEB_UART:BUART:pollcount_1\/main_4
Capture Clock  : \DEB_UART:BUART:pollcount_1\/clock_0
Path slack     : 7981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#139 vs. DEB_UART_IntClock:R#2)   15625
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                     synccell       1020   1020   2390  RISE       1
\DEB_UART:BUART:pollcount_1\/main_4  macrocell117   3114   4134   7981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \DEB_UART:BUART:pollcount_0\/main_3
Capture Clock  : \DEB_UART:BUART:pollcount_0\/clock_0
Path slack     : 7981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#139 vs. DEB_UART_IntClock:R#2)   15625
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                     synccell       1020   1020   2390  RISE       1
\DEB_UART:BUART:pollcount_0\/main_3  macrocell118   3114   4134   7981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \DEB_UART:BUART:rx_last\/main_0
Capture Clock  : \DEB_UART:BUART:rx_last\/clock_0
Path slack     : 7981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#139 vs. DEB_UART_IntClock:R#2)   15625
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                 synccell       1020   1020   2390  RISE       1
\DEB_UART:BUART:rx_last\/main_0  macrocell120   3114   4134   7981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_last\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:run_mode\/q
Path End       : \WDT_detect_com_err:TimerUDB:timer_enable\/main_2
Capture Clock  : \WDT_detect_com_err:TimerUDB:timer_enable\/clock_0
Path slack     : 8259p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:run_mode\/clock_0              macrocell95         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:run_mode\/q           macrocell95   1250   1250   5593  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/main_2  macrocell96   2606   3856   8259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell96         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:run_mode\/q
Path End       : \WDT_detect_com_err:TimerUDB:trig_disable\/main_1
Capture Clock  : \WDT_detect_com_err:TimerUDB:trig_disable\/clock_0
Path slack     : 8259p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:run_mode\/clock_0              macrocell95         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:run_mode\/q           macrocell95   1250   1250   5593  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/main_1  macrocell97   2606   3856   8259  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell97         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:trig_disable\/q
Path End       : \WDT_detect_com_err:TimerUDB:timer_enable\/main_4
Capture Clock  : \WDT_detect_com_err:TimerUDB:timer_enable\/clock_0
Path slack     : 8561p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell97         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:trig_disable\/q       macrocell97   1250   1250   8561  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/main_4  macrocell96   2304   3554   8561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell96         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:trig_disable\/q
Path End       : \WDT_detect_com_err:TimerUDB:trig_disable\/main_3
Capture Clock  : \WDT_detect_com_err:TimerUDB:trig_disable\/clock_0
Path slack     : 8561p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell97         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:trig_disable\/q       macrocell97   1250   1250   8561  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/main_3  macrocell97   2304   3554   8561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:trig_disable\/clock_0          macrocell97         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_detect_com_err:TimerUDB:run_mode\/main_0
Capture Clock  : \WDT_detect_com_err:TimerUDB:run_mode\/clock_0
Path slack     : 8575p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210   8575  RISE       1
\WDT_detect_com_err:TimerUDB:run_mode\/main_0                     macrocell95    2330   3540   8575  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:run_mode\/clock_0              macrocell95         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_detect_com_err:TimerUDB:timer_enable\/main_0
Capture Clock  : \WDT_detect_com_err:TimerUDB:timer_enable\/clock_0
Path slack     : 8575p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210   8575  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/main_0                 macrocell96    2330   3540   8575  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:timer_enable\/clock_0          macrocell96         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : motor1_a(0)_SYNC/out
Path End       : \motor_enc_1:a1\/main_0
Capture Clock  : \motor_enc_1:a1\/clock_0
Path slack     : 8785p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3330
-------------------------------------   ---- 
End-of-path arrival time (ps)           3330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
motor1_a(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
motor1_a(0)_SYNC/out     synccell      1020   1020   8785  RISE       1
\motor_enc_1:a1\/main_0  macrocell55   2310   3330   8785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a1\/clock_0                                   macrocell55         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : motor0_b(0)_SYNC/out
Path End       : \motor_enc_0:b1\/main_0
Capture Clock  : \motor_enc_0:b1\/clock_0
Path slack     : 8796p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3319
-------------------------------------   ---- 
End-of-path arrival time (ps)           3319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
motor0_b(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
motor0_b(0)_SYNC/out     synccell      1020   1020   8796  RISE       1
\motor_enc_0:b1\/main_0  macrocell45   2299   3319   8796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b1\/clock_0                                   macrocell45         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : motor1_b(0)_SYNC/out
Path End       : \motor_enc_1:b1\/main_0
Capture Clock  : \motor_enc_1:b1\/clock_0
Path slack     : 8841p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3274
-------------------------------------   ---- 
End-of-path arrival time (ps)           3274
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
motor1_b(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
motor1_b(0)_SYNC/out     synccell      1020   1020   8841  RISE       1
\motor_enc_1:b1\/main_0  macrocell59   2254   3274   8841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b1\/clock_0                                   macrocell59         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : motor0_a(0)_SYNC/out
Path End       : \motor_enc_0:a1\/main_0
Capture Clock  : \motor_enc_0:a1\/clock_0
Path slack     : 8857p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2 vs. timer_clock:R#2)   15625
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3258
-------------------------------------   ---- 
End-of-path arrival time (ps)           3258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
motor0_a(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
motor0_a(0)_SYNC/out     synccell      1020   1020   8857  RISE       1
\motor_enc_0:a1\/main_0  macrocell41   2238   3258   8857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a1\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC/out
Path End       : \Timer_cycle:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Timer_cycle:TimerUDB:rstSts:stsreg\/clock
Path slack     : 8898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC/out                        synccell       1020   1020   7224  RISE       1
\Timer_cycle:TimerUDB:rstSts:stsreg\/clk_en  statusicell2   3607   4627   8898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC/out
Path End       : cycle_start_sig/clk_en
Capture Clock  : cycle_start_sig/clock_0
Path slack     : 8898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
SubCycleClk__SYNC/out   synccell      1020   1020   7224  RISE       1
cycle_start_sig/clk_en  macrocell70   3607   4627   8898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cycle_start_sig/clock_0                                     macrocell70         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_3/out
Path End       : \WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 9571p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_3/clock                                   synccell            0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_3/out                                        synccell       1020   1020   9571  RISE       1
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell7   2934   3954   9571  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\WDT_detect_com_err:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SubCycleClk__SYNC_1/out
Path End       : \Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 9584p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15625
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SubCycleClk__SYNC_1/clock                                   synccell            0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
SubCycleClk__SYNC_1/out                                 synccell       1020   1020   9584  RISE       1
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell3   2921   3941   9584  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_cycle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a1\/q
Path End       : \motor_enc_0:down_pulse\/main_1
Capture Clock  : \motor_enc_0:down_pulse\/clock_0
Path slack     : 10795p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16945
-------------------------------------   ----- 
End-of-path arrival time (ps)           16945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a1\/clock_0                                   macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a1\/q               macrocell41   1250   1250  10795  RISE       1
\motor_enc_0:a_sync_c\/main_0    macrocell1    6007   7257  10795  RISE       1
\motor_enc_0:a_sync_c\/q         macrocell1    3350  10607  10795  RISE       1
\motor_enc_0:down_pulse\/main_1  macrocell53   6339  16945  10795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b_sync\/q
Path End       : \motor_enc_1:up_pulse\/main_3
Capture Clock  : \motor_enc_1:up_pulse\/clock_0
Path slack     : 11155p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16585
-------------------------------------   ----- 
End-of-path arrival time (ps)           16585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b_sync\/q         macrocell62   1250   1250  11155  RISE       1
\motor_enc_1:b_sync_c\/main_3  macrocell4    6826   8076  11155  RISE       1
\motor_enc_1:b_sync_c\/q       macrocell4    3350  11426  11155  RISE       1
\motor_enc_1:up_pulse\/main_3  macrocell64   5159  16585  11155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell64         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b_sync\/q
Path End       : \motor_enc_1:down_pulse\/main_3
Capture Clock  : \motor_enc_1:down_pulse\/clock_0
Path slack     : 11155p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16585
-------------------------------------   ----- 
End-of-path arrival time (ps)           16585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b_sync\/q           macrocell62   1250   1250  11155  RISE       1
\motor_enc_1:b_sync_c\/main_3    macrocell4    6826   8076  11155  RISE       1
\motor_enc_1:b_sync_c\/q         macrocell4    3350  11426  11155  RISE       1
\motor_enc_1:down_pulse\/main_3  macrocell65   5159  16585  11155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:down_pulse\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b1\/q
Path End       : \motor_enc_0:up_pulse\/main_3
Capture Clock  : \motor_enc_0:up_pulse\/clock_0
Path slack     : 12015p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15725
-------------------------------------   ----- 
End-of-path arrival time (ps)           15725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b1\/clock_0                                   macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b1\/q             macrocell45   1250   1250  12015  RISE       1
\motor_enc_0:b_sync_c\/main_0  macrocell2    3983   5233  12015  RISE       1
\motor_enc_0:b_sync_c\/q       macrocell2    3350   8583  12015  RISE       1
\motor_enc_0:up_pulse\/main_3  macrocell52   7143  15725  12015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load_pulse\/q
Path End       : \motor_enc_0:motor_enc:u1\/ci
Capture Clock  : \motor_enc_0:motor_enc:u1\/clock
Path slack     : 12847p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27020

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14173
-------------------------------------   ----- 
End-of-path arrival time (ps)           14173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_pulse\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:re_load_pulse\/q         macrocell54     1250   1250  12847  RISE       1
\motor_enc_0:motor_enc:u0\/cs_addr_2  datapathcell1   7793   9043  12847  RISE       1
\motor_enc_0:motor_enc:u0\/co_msb     datapathcell1   5130  14173  12847  RISE       1
\motor_enc_0:motor_enc:u1\/ci         datapathcell2      0  14173  12847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:up_pulse\/main_1
Capture Clock  : \motor_enc_2:up_pulse\/clock_0
Path slack     : 13052p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14688
-------------------------------------   ----- 
End-of-path arrival time (ps)           14688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q             macrocell81   1250   1250  13052  RISE       1
\motor_enc_2:a_sync_c\/main_1  macrocell15   6902   8152  13052  RISE       1
\motor_enc_2:a_sync_c\/q       macrocell15   3350  11502  13052  RISE       1
\motor_enc_2:up_pulse\/main_1  macrocell85   3186  14688  13052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell85         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:up_pulse\/main_3
Capture Clock  : \motor_enc_2:up_pulse\/clock_0
Path slack     : 13065p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14675
-------------------------------------   ----- 
End-of-path arrival time (ps)           14675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q             macrocell81   1250   1250  13052  RISE       1
\motor_enc_2:b_sync_c\/main_1  macrocell16   6902   8152  13065  RISE       1
\motor_enc_2:b_sync_c\/q       macrocell16   3350  11502  13065  RISE       1
\motor_enc_2:up_pulse\/main_3  macrocell85   3173  14675  13065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell85         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a1\/q
Path End       : \motor_enc_0:up_pulse\/main_1
Capture Clock  : \motor_enc_0:up_pulse\/clock_0
Path slack     : 13689p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14051
-------------------------------------   ----- 
End-of-path arrival time (ps)           14051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a1\/clock_0                                   macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a1\/q             macrocell41   1250   1250  10795  RISE       1
\motor_enc_0:a_sync_c\/main_0  macrocell1    6007   7257  10795  RISE       1
\motor_enc_0:a_sync_c\/q       macrocell1    3350  10607  10795  RISE       1
\motor_enc_0:up_pulse\/main_1  macrocell52   3444  14051  13689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:up_pulse\/q
Path End       : \motor_enc_1:motor_enc:u1\/ci
Capture Clock  : \motor_enc_1:motor_enc:u1\/clock
Path slack     : 13878p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27020

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13142
-------------------------------------   ----- 
End-of-path arrival time (ps)           13142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell64         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:up_pulse\/q              macrocell64     1250   1250  13878  RISE       1
\motor_enc_1:motor_enc:u0\/cs_addr_0  datapathcell3   6762   8012  13878  RISE       1
\motor_enc_1:motor_enc:u0\/co_msb     datapathcell3   5130  13142  13878  RISE       1
\motor_enc_1:motor_enc:u1\/ci         datapathcell4      0  13142  13878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:down_pulse\/main_1
Capture Clock  : \motor_enc_2:down_pulse\/clock_0
Path slack     : 13919p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13821
-------------------------------------   ----- 
End-of-path arrival time (ps)           13821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q               macrocell81   1250   1250  13052  RISE       1
\motor_enc_2:a_sync_c\/main_1    macrocell15   6902   8152  13052  RISE       1
\motor_enc_2:a_sync_c\/q         macrocell15   3350  11502  13052  RISE       1
\motor_enc_2:down_pulse\/main_1  macrocell86   2319  13821  13919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:down_pulse\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:down_pulse\/main_3
Capture Clock  : \motor_enc_2:down_pulse\/clock_0
Path slack     : 13932p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13808
-------------------------------------   ----- 
End-of-path arrival time (ps)           13808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q               macrocell81   1250   1250  13052  RISE       1
\motor_enc_2:b_sync_c\/main_1    macrocell16   6902   8152  13065  RISE       1
\motor_enc_2:b_sync_c\/q         macrocell16   3350  11502  13065  RISE       1
\motor_enc_2:down_pulse\/main_3  macrocell86   2306  13808  13932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:down_pulse\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:re_load_pulse\/q
Path End       : \motor_enc_2:motor_enc:u1\/ci
Capture Clock  : \motor_enc_2:motor_enc:u1\/clock
Path slack     : 14125p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27020

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12895
-------------------------------------   ----- 
End-of-path arrival time (ps)           12895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_pulse\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:re_load_pulse\/q         macrocell87      1250   1250  14125  RISE       1
\motor_enc_2:motor_enc:u0\/cs_addr_2  datapathcell10   6515   7765  14125  RISE       1
\motor_enc_2:motor_enc:u0\/co_msb     datapathcell10   5130  12895  14125  RISE       1
\motor_enc_2:motor_enc:u1\/ci         datapathcell11      0  12895  14125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u1\/clock                           datapathcell11      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_3:up_pulse\/main_1
Capture Clock  : \motor_enc_3:up_pulse\/clock_0
Path slack     : 14507p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13233
-------------------------------------   ----- 
End-of-path arrival time (ps)           13233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell80         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q             macrocell80   1250   1250  14507  RISE       1
\motor_enc_3:a_sync_c\/main_0  macrocell17   5700   6950  14507  RISE       1
\motor_enc_3:a_sync_c\/q       macrocell17   3350  10300  14507  RISE       1
\motor_enc_3:up_pulse\/main_1  macrocell91   2933  13233  14507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:up_pulse\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_3:down_pulse\/main_1
Capture Clock  : \motor_enc_3:down_pulse\/clock_0
Path slack     : 14507p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13233
-------------------------------------   ----- 
End-of-path arrival time (ps)           13233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q               macrocell80   1250   1250  14507  RISE       1
\motor_enc_3:a_sync_c\/main_0    macrocell17   5700   6950  14507  RISE       1
\motor_enc_3:a_sync_c\/q         macrocell17   3350  10300  14507  RISE       1
\motor_enc_3:down_pulse\/main_1  macrocell92   2933  13233  14507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:down_pulse\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b1\/q
Path End       : \motor_enc_0:down_pulse\/main_3
Capture Clock  : \motor_enc_0:down_pulse\/clock_0
Path slack     : 15134p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12606
-------------------------------------   ----- 
End-of-path arrival time (ps)           12606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b1\/clock_0                                   macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b1\/q               macrocell45   1250   1250  12015  RISE       1
\motor_enc_0:b_sync_c\/main_0    macrocell2    3983   5233  12015  RISE       1
\motor_enc_0:b_sync_c\/q         macrocell2    3350   8583  12015  RISE       1
\motor_enc_0:down_pulse\/main_3  macrocell53   4024  12606  15134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:re_load_pulse\/q
Path End       : \motor_enc_3:motor_enc:u1\/ci
Capture Clock  : \motor_enc_3:motor_enc:u1\/clock
Path slack     : 15346p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27020

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11674
-------------------------------------   ----- 
End-of-path arrival time (ps)           11674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_pulse\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:re_load_pulse\/q         macrocell93      1250   1250  15346  RISE       1
\motor_enc_3:motor_enc:u0\/cs_addr_2  datapathcell12   5294   6544  15346  RISE       1
\motor_enc_3:motor_enc:u0\/co_msb     datapathcell12   5130  11674  15346  RISE       1
\motor_enc_3:motor_enc:u1\/ci         datapathcell13      0  11674  15346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u1\/clock                           datapathcell13      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load_pulse\/q
Path End       : \motor_enc_0:motor_enc:u1\/cs_addr_2
Capture Clock  : \motor_enc_0:motor_enc:u1\/clock
Path slack     : 15589p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_pulse\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:re_load_pulse\/q         macrocell54     1250   1250  12847  RISE       1
\motor_enc_0:motor_enc:u1\/cs_addr_2  datapathcell2   8351   9601  15589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_3:up_pulse\/main_3
Capture Clock  : \motor_enc_3:up_pulse\/clock_0
Path slack     : 16035p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11705
-------------------------------------   ----- 
End-of-path arrival time (ps)           11705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell80         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q             macrocell80   1250   1250  14507  RISE       1
\motor_enc_3:b_sync_c\/main_0  macrocell18   4803   6053  16035  RISE       1
\motor_enc_3:b_sync_c\/q       macrocell18   3350   9403  16035  RISE       1
\motor_enc_3:up_pulse\/main_3  macrocell91   2302  11705  16035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:up_pulse\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_3:down_pulse\/main_3
Capture Clock  : \motor_enc_3:down_pulse\/clock_0
Path slack     : 16035p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11705
-------------------------------------   ----- 
End-of-path arrival time (ps)           11705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q               macrocell80   1250   1250  14507  RISE       1
\motor_enc_3:b_sync_c\/main_0    macrocell18   4803   6053  16035  RISE       1
\motor_enc_3:b_sync_c\/q         macrocell18   3350   9403  16035  RISE       1
\motor_enc_3:down_pulse\/main_3  macrocell92   2302  11705  16035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:down_pulse\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load_pulse\/q
Path End       : \motor_enc_0:motor_enc:u0\/cs_addr_2
Capture Clock  : \motor_enc_0:motor_enc:u0\/clock
Path slack     : 16147p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9043
-------------------------------------   ---- 
End-of-path arrival time (ps)           9043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_pulse\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:re_load_pulse\/q         macrocell54     1250   1250  12847  RISE       1
\motor_enc_0:motor_enc:u0\/cs_addr_2  datapathcell1   7793   9043  16147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a2\/q
Path End       : \motor_enc_1:up_pulse\/main_1
Capture Clock  : \motor_enc_1:up_pulse\/clock_0
Path slack     : 16285p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11455
-------------------------------------   ----- 
End-of-path arrival time (ps)           11455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a2\/clock_0                                   macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a2\/q             macrocell56   1250   1250  16285  RISE       1
\motor_enc_1:a_sync_c\/main_1  macrocell3    3202   4452  16285  RISE       1
\motor_enc_1:a_sync_c\/q       macrocell3    3350   7802  16285  RISE       1
\motor_enc_1:up_pulse\/main_1  macrocell64   3653  11455  16285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell64         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a2\/q
Path End       : \motor_enc_1:down_pulse\/main_1
Capture Clock  : \motor_enc_1:down_pulse\/clock_0
Path slack     : 16285p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11455
-------------------------------------   ----- 
End-of-path arrival time (ps)           11455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a2\/clock_0                                   macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a2\/q               macrocell56   1250   1250  16285  RISE       1
\motor_enc_1:a_sync_c\/main_1    macrocell3    3202   4452  16285  RISE       1
\motor_enc_1:a_sync_c\/q         macrocell3    3350   7802  16285  RISE       1
\motor_enc_1:down_pulse\/main_1  macrocell65   3653  11455  16285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:down_pulse\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b_sync\/q
Path End       : \motor_enc_1:up_pulse\/main_2
Capture Clock  : \motor_enc_1:up_pulse\/clock_0
Path slack     : 16508p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b_sync\/q         macrocell62   1250   1250  11155  RISE       1
\motor_enc_1:up_pulse\/main_2  macrocell64   9982  11232  16508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell64         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b_sync\/q
Path End       : \motor_enc_1:down_pulse\/main_2
Capture Clock  : \motor_enc_1:down_pulse\/clock_0
Path slack     : 16508p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b_sync\/q           macrocell62   1250   1250  11155  RISE       1
\motor_enc_1:down_pulse\/main_2  macrocell65   9982  11232  16508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:down_pulse\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:up_pulse\/q
Path End       : \motor_enc_0:motor_enc:u0\/cs_addr_0
Capture Clock  : \motor_enc_0:motor_enc:u0\/clock
Path slack     : 16818p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8372
-------------------------------------   ---- 
End-of-path arrival time (ps)           8372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:up_pulse\/q              macrocell52     1250   1250  13518  RISE       1
\motor_enc_0:motor_enc:u0\/cs_addr_0  datapathcell1   7122   8372  16818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:up_pulse\/q
Path End       : \motor_enc_0:motor_enc:u1\/cs_addr_0
Capture Clock  : \motor_enc_0:motor_enc:u1\/clock
Path slack     : 16824p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8366
-------------------------------------   ---- 
End-of-path arrival time (ps)           8366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:up_pulse\/q              macrocell52     1250   1250  13518  RISE       1
\motor_enc_0:motor_enc:u1\/cs_addr_0  datapathcell2   7116   8366  16824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b1\/q
Path End       : \motor_enc_1:b_sync\/main_0
Capture Clock  : \motor_enc_1:b_sync\/clock_0
Path slack     : 17015p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10725
-------------------------------------   ----- 
End-of-path arrival time (ps)           10725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b1\/clock_0                                   macrocell59         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b1\/q           macrocell59   1250   1250  11178  RISE       1
\motor_enc_1:b_sync\/main_0  macrocell62   9475  10725  17015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:up_pulse\/q
Path End       : \motor_enc_1:motor_enc:u0\/cs_addr_0
Capture Clock  : \motor_enc_1:motor_enc:u0\/clock
Path slack     : 17178p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8012
-------------------------------------   ---- 
End-of-path arrival time (ps)           8012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell64         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:up_pulse\/q              macrocell64     1250   1250  13878  RISE       1
\motor_enc_1:motor_enc:u0\/cs_addr_0  datapathcell3   6762   8012  17178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:up_pulse\/q
Path End       : \motor_enc_1:motor_enc:u1\/cs_addr_0
Capture Clock  : \motor_enc_1:motor_enc:u1\/clock
Path slack     : 17202p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7988
-------------------------------------   ---- 
End-of-path arrival time (ps)           7988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell64         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:up_pulse\/q              macrocell64     1250   1250  13878  RISE       1
\motor_enc_1:motor_enc:u1\/cs_addr_0  datapathcell4   6738   7988  17202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:down_pulse\/q
Path End       : \motor_enc_1:motor_enc:u1\/cs_addr_1
Capture Clock  : \motor_enc_1:motor_enc:u1\/clock
Path slack     : 17356p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7834
-------------------------------------   ---- 
End-of-path arrival time (ps)           7834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:down_pulse\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:down_pulse\/q            macrocell65     1250   1250  14057  RISE       1
\motor_enc_1:motor_enc:u1\/cs_addr_1  datapathcell4   6584   7834  17356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:down_pulse\/q
Path End       : \motor_enc_1:motor_enc:u0\/cs_addr_1
Capture Clock  : \motor_enc_1:motor_enc:u0\/clock
Path slack     : 17357p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:down_pulse\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:down_pulse\/q            macrocell65     1250   1250  14057  RISE       1
\motor_enc_1:motor_enc:u0\/cs_addr_1  datapathcell3   6583   7833  17357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:re_load_pulse\/q
Path End       : \motor_enc_2:motor_enc:u0\/cs_addr_2
Capture Clock  : \motor_enc_2:motor_enc:u0\/clock
Path slack     : 17425p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_pulse\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:re_load_pulse\/q         macrocell87      1250   1250  14125  RISE       1
\motor_enc_2:motor_enc:u0\/cs_addr_2  datapathcell10   6515   7765  17425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u0\/clock                           datapathcell10      0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:re_load_pulse\/q
Path End       : \motor_enc_2:motor_enc:u1\/cs_addr_2
Capture Clock  : \motor_enc_2:motor_enc:u1\/clock
Path slack     : 17425p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7765
-------------------------------------   ---- 
End-of-path arrival time (ps)           7765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_pulse\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:re_load_pulse\/q         macrocell87      1250   1250  14125  RISE       1
\motor_enc_2:motor_enc:u1\/cs_addr_2  datapathcell11   6515   7765  17425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u1\/clock                           datapathcell11      0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/cl0_comb
Path End       : Net_2339/main_1
Capture Clock  : Net_2339/clock_0
Path slack     : 17594p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10146
-------------------------------------   ----- 
End-of-path arrival time (ps)           10146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/cl0_comb  datapathcell14   2510   2510  17594  RISE       1
Net_2339/main_1                                      macrocell94      7636  10146  17594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2339/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:re_load_pulse\/q
Path End       : \motor_enc_3:motor_enc:u1\/cs_addr_2
Capture Clock  : \motor_enc_3:motor_enc:u1\/clock
Path slack     : 18103p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7087
-------------------------------------   ---- 
End-of-path arrival time (ps)           7087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_pulse\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:re_load_pulse\/q         macrocell93      1250   1250  15346  RISE       1
\motor_enc_3:motor_enc:u1\/cs_addr_2  datapathcell13   5837   7087  18103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u1\/clock                           datapathcell13      0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b2\/q
Path End       : \motor_enc_1:b3\/main_0
Capture Clock  : \motor_enc_1:b3\/clock_0
Path slack     : 18438p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9302
-------------------------------------   ---- 
End-of-path arrival time (ps)           9302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b2\/clock_0                                   macrocell60         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b2\/q       macrocell60   1250   1250  13681  RISE       1
\motor_enc_1:b3\/main_0  macrocell61   8052   9302  18438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b3\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_2:re_load_sync\/main_1
Capture Clock  : \motor_enc_2:re_load_sync\/clock_0
Path slack     : 18449p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q           macrocell50   1250   1250  18449  RISE       1
\motor_enc_2:re_load_sync\/main_1  macrocell84   8041   9291  18449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_sync\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_2:re_load_pulse\/main_1
Capture Clock  : \motor_enc_2:re_load_pulse\/clock_0
Path slack     : 18449p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q            macrocell50   1250   1250  18449  RISE       1
\motor_enc_2:re_load_pulse\/main_1  macrocell87   8041   9291  18449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_pulse\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:re_load_pulse\/q
Path End       : \motor_enc_3:motor_enc:u0\/cs_addr_2
Capture Clock  : \motor_enc_3:motor_enc:u0\/clock
Path slack     : 18646p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_pulse\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:re_load_pulse\/q         macrocell93      1250   1250  15346  RISE       1
\motor_enc_3:motor_enc:u0\/cs_addr_2  datapathcell12   5294   6544  18646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u0\/clock                           datapathcell12      0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:down_pulse\/q
Path End       : \motor_enc_0:motor_enc:u1\/cs_addr_1
Capture Clock  : \motor_enc_0:motor_enc:u1\/clock
Path slack     : 18816p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           6374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:down_pulse\/q            macrocell53     1250   1250  16089  RISE       1
\motor_enc_0:motor_enc:u1\/cs_addr_1  datapathcell2   5124   6374  18816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_3:b_sync\/main_1
Capture Clock  : \motor_enc_3:b_sync\/clock_0
Path slack     : 19011p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8729
-------------------------------------   ---- 
End-of-path arrival time (ps)           8729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q           macrocell81   1250   1250  13052  RISE       1
\motor_enc_3:b_sync\/main_1  macrocell89   7479   8729  19011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:b_sync\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:b_sync\/q
Path End       : \motor_enc_2:up_pulse\/main_2
Capture Clock  : \motor_enc_2:up_pulse\/clock_0
Path slack     : 19158p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8582
-------------------------------------   ---- 
End-of-path arrival time (ps)           8582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:b_sync\/clock_0                               macrocell83         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:b_sync\/q         macrocell83   1250   1250  14093  RISE       1
\motor_enc_2:up_pulse\/main_2  macrocell85   7332   8582  19158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell85         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b2\/q
Path End       : \motor_enc_1:b_sync\/main_1
Capture Clock  : \motor_enc_1:b_sync\/clock_0
Path slack     : 19361p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8379
-------------------------------------   ---- 
End-of-path arrival time (ps)           8379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b2\/clock_0                                   macrocell60         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b2\/q           macrocell60   1250   1250  13681  RISE       1
\motor_enc_1:b_sync\/main_1  macrocell62   7129   8379  19361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_2:re_load_sync\/main_0
Capture Clock  : \motor_enc_2:re_load_sync\/clock_0
Path slack     : 19380p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8360
-------------------------------------   ---- 
End-of-path arrival time (ps)           8360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q           macrocell49   1250   1250  19380  RISE       1
\motor_enc_2:re_load_sync\/main_0  macrocell84   7110   8360  19380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_sync\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_2:re_load_pulse\/main_0
Capture Clock  : \motor_enc_2:re_load_pulse\/clock_0
Path slack     : 19380p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8360
-------------------------------------   ---- 
End-of-path arrival time (ps)           8360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q            macrocell49   1250   1250  19380  RISE       1
\motor_enc_2:re_load_pulse\/main_0  macrocell87   7110   8360  19380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_pulse\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:down_pulse\/q
Path End       : \motor_enc_0:motor_enc:u0\/cs_addr_1
Capture Clock  : \motor_enc_0:motor_enc:u0\/clock
Path slack     : 19389p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_0:down_pulse\/q            macrocell53     1250   1250  16089  RISE       1
\motor_enc_0:motor_enc:u0\/cs_addr_1  datapathcell1   4551   5801  19389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:motor_enc:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b_sync\/q
Path End       : \motor_enc_0:up_pulse\/main_2
Capture Clock  : \motor_enc_0:up_pulse\/clock_0
Path slack     : 19475p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b_sync\/q         macrocell48   1250   1250  12496  RISE       1
\motor_enc_0:up_pulse\/main_2  macrocell52   7015   8265  19475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:re_load_pulse\/q
Path End       : \motor_enc_1:motor_enc:u1\/cs_addr_2
Capture Clock  : \motor_enc_1:motor_enc:u1\/clock
Path slack     : 19604p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_pulse\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:re_load_pulse\/q         macrocell66     1250   1250  16864  RISE       1
\motor_enc_1:motor_enc:u1\/cs_addr_2  datapathcell4   4336   5586  19604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a_sync\/q
Path End       : \motor_enc_0:down_pulse\/main_0
Capture Clock  : \motor_enc_0:down_pulse\/clock_0
Path slack     : 19674p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a_sync\/q           macrocell44   1250   1250  13445  RISE       1
\motor_enc_0:down_pulse\/main_0  macrocell53   6816   8066  19674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_2:a3\/main_0
Capture Clock  : \motor_enc_2:a3\/clock_0
Path slack     : 19708p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8032
-------------------------------------   ---- 
End-of-path arrival time (ps)           8032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell80         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q       macrocell80   1250   1250  14507  RISE       1
\motor_enc_2:a3\/main_0  macrocell81   6782   8032  19708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell81         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_2:a_sync\/main_0
Capture Clock  : \motor_enc_2:a_sync\/clock_0
Path slack     : 19721p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8019
-------------------------------------   ---- 
End-of-path arrival time (ps)           8019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell80         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q           macrocell80   1250   1250  14507  RISE       1
\motor_enc_2:a_sync\/main_0  macrocell82   6769   8019  19721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a_sync\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:down_pulse\/q
Path End       : \motor_enc_3:motor_enc:u1\/cs_addr_1
Capture Clock  : \motor_enc_3:motor_enc:u1\/clock
Path slack     : 19747p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:down_pulse\/clock_0                           macrocell92         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:down_pulse\/q            macrocell92      1250   1250  16991  RISE       1
\motor_enc_3:motor_enc:u1\/cs_addr_1  datapathcell13   4193   5443  19747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u1\/clock                           datapathcell13      0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a_sync\/q
Path End       : \motor_enc_2:up_pulse\/main_0
Capture Clock  : \motor_enc_2:up_pulse\/clock_0
Path slack     : 19787p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7953
-------------------------------------   ---- 
End-of-path arrival time (ps)           7953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a_sync\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a_sync\/q         macrocell82   1250   1250  14130  RISE       1
\motor_enc_2:up_pulse\/main_0  macrocell85   6703   7953  19787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell85         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_1:re_load_sync\/main_1
Capture Clock  : \motor_enc_1:re_load_sync\/clock_0
Path slack     : 19925p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7815
-------------------------------------   ---- 
End-of-path arrival time (ps)           7815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q           macrocell50   1250   1250  18449  RISE       1
\motor_enc_1:re_load_sync\/main_1  macrocell63   6565   7815  19925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_sync\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_1:re_load_pulse\/main_1
Capture Clock  : \motor_enc_1:re_load_pulse\/clock_0
Path slack     : 19925p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7815
-------------------------------------   ---- 
End-of-path arrival time (ps)           7815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q            macrocell50   1250   1250  18449  RISE       1
\motor_enc_1:re_load_pulse\/main_1  macrocell66   6565   7815  19925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_pulse\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_3:re_load_sync\/main_1
Capture Clock  : \motor_enc_3:re_load_sync\/clock_0
Path slack     : 19925p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7815
-------------------------------------   ---- 
End-of-path arrival time (ps)           7815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q           macrocell50   1250   1250  18449  RISE       1
\motor_enc_3:re_load_sync\/main_1  macrocell90   6565   7815  19925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_sync\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_PWM:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_PWM:TimerUDB:rstSts:stsreg\/clock
Path slack     : 20018p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                            -500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         30750

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10732
-------------------------------------   ----- 
End-of-path arrival time (ps)           10732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell5   2290   2290  20018  RISE       1
\Timer_PWM:TimerUDB:status_tc\/main_1        macrocell5      2769   5059  20018  RISE       1
\Timer_PWM:TimerUDB:status_tc\/q             macrocell5      3350   8409  20018  RISE       1
\Timer_PWM:TimerUDB:rstSts:stsreg\/status_0  statusicell1    2323  10732  20018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:rstSts:stsreg\/clock                   statusicell1        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:b_sync\/q
Path End       : \motor_enc_2:down_pulse\/main_2
Capture Clock  : \motor_enc_2:down_pulse\/clock_0
Path slack     : 20019p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7721
-------------------------------------   ---- 
End-of-path arrival time (ps)           7721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:b_sync\/clock_0                               macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:b_sync\/q           macrocell83   1250   1250  14093  RISE       1
\motor_enc_2:down_pulse\/main_2  macrocell86   6471   7721  20019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:down_pulse\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 20117p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell5   2290   2290  20018  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell5   2783   5073  20117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 20148p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  20045  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell5   3832   5042  20148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:re_load_pulse\/q
Path End       : \motor_enc_1:motor_enc:u0\/cs_addr_2
Capture Clock  : \motor_enc_1:motor_enc:u0\/clock
Path slack     : 20164p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_pulse\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\motor_enc_1:re_load_pulse\/q         macrocell66     1250   1250  16864  RISE       1
\motor_enc_1:motor_enc:u0\/cs_addr_2  datapathcell3   3776   5026  20164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:motor_enc:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:down_pulse\/q
Path End       : \motor_enc_3:motor_enc:u0\/cs_addr_1
Capture Clock  : \motor_enc_3:motor_enc:u0\/clock
Path slack     : 20291p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:down_pulse\/clock_0                           macrocell92         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:down_pulse\/q            macrocell92      1250   1250  16991  RISE       1
\motor_enc_3:motor_enc:u0\/cs_addr_1  datapathcell12   3649   4899  20291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u0\/clock                           datapathcell12      0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a1\/q
Path End       : \motor_enc_0:a2\/main_0
Capture Clock  : \motor_enc_0:a2\/clock_0
Path slack     : 20483p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7257
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a1\/clock_0                                   macrocell41         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a1\/q       macrocell41   1250   1250  10795  RISE       1
\motor_enc_0:a2\/main_0  macrocell42   6007   7257  20483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a2\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a1\/q
Path End       : \motor_enc_0:a_sync\/main_0
Capture Clock  : \motor_enc_0:a_sync\/clock_0
Path slack     : 20483p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7257
-------------------------------------   ---- 
End-of-path arrival time (ps)           7257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a1\/clock_0                                   macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a1\/q           macrocell41   1250   1250  10795  RISE       1
\motor_enc_0:a_sync\/main_0  macrocell44   6007   7257  20483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a_sync\/q
Path End       : \motor_enc_2:down_pulse\/main_0
Capture Clock  : \motor_enc_2:down_pulse\/clock_0
Path slack     : 20680p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7060
-------------------------------------   ---- 
End-of-path arrival time (ps)           7060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a_sync\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a_sync\/q           macrocell82   1250   1250  14130  RISE       1
\motor_enc_2:down_pulse\/main_0  macrocell86   5810   7060  20680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:down_pulse\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : \Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/clk_en
Capture Clock  : \Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/clock
Path slack     : 20684p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8466
-------------------------------------   ---- 
End-of-path arrival time (ps)           8466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2112/q                                         macrocell67      1250   1250  20684  RISE       1
\Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/clk_en  datapathcell14   7216   8466  20684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Direct_dual_8bPWM_1:Direct_dual_8bPWM:u0\/clock           datapathcell14      0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_2:b_sync\/main_0
Capture Clock  : \motor_enc_2:b_sync\/clock_0
Path slack     : 20790p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell80         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q           macrocell80   1250   1250  14507  RISE       1
\motor_enc_2:b_sync\/main_0  macrocell83   5700   6950  20790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:b_sync\/clock_0                               macrocell83         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_3:a_sync\/main_0
Capture Clock  : \motor_enc_3:a_sync\/clock_0
Path slack     : 20790p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell80         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q           macrocell80   1250   1250  14507  RISE       1
\motor_enc_3:a_sync\/main_0  macrocell88   5700   6950  20790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:a_sync\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:down_pulse\/q
Path End       : \motor_enc_2:motor_enc:u0\/cs_addr_1
Capture Clock  : \motor_enc_2:motor_enc:u0\/clock
Path slack     : 20899p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:down_pulse\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:down_pulse\/q            macrocell86      1250   1250  17599  RISE       1
\motor_enc_2:motor_enc:u0\/cs_addr_1  datapathcell10   3041   4291  20899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u0\/clock                           datapathcell10      0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:down_pulse\/q
Path End       : \motor_enc_2:motor_enc:u1\/cs_addr_1
Capture Clock  : \motor_enc_2:motor_enc:u1\/clock
Path slack     : 20903p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4287
-------------------------------------   ---- 
End-of-path arrival time (ps)           4287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:down_pulse\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:down_pulse\/q            macrocell86      1250   1250  17599  RISE       1
\motor_enc_2:motor_enc:u1\/cs_addr_1  datapathcell11   3037   4287  20903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u1\/clock                           datapathcell11      0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:up_pulse\/q
Path End       : \motor_enc_3:motor_enc:u1\/cs_addr_0
Capture Clock  : \motor_enc_3:motor_enc:u1\/clock
Path slack     : 21137p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:up_pulse\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:up_pulse\/q              macrocell91      1250   1250  17844  RISE       1
\motor_enc_3:motor_enc:u1\/cs_addr_0  datapathcell13   2803   4053  21137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u1\/clock                           datapathcell13      0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:up_pulse\/q
Path End       : \motor_enc_3:motor_enc:u0\/cs_addr_0
Capture Clock  : \motor_enc_3:motor_enc:u0\/clock
Path slack     : 21144p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:up_pulse\/clock_0                             macrocell91         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_3:up_pulse\/q              macrocell91      1250   1250  17844  RISE       1
\motor_enc_3:motor_enc:u0\/cs_addr_0  datapathcell12   2796   4046  21144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:motor_enc:u0\/clock                           datapathcell12      0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_0:re_load_sync\/main_1
Capture Clock  : \motor_enc_0:re_load_sync\/clock_0
Path slack     : 21164p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q           macrocell50   1250   1250  18449  RISE       1
\motor_enc_0:re_load_sync\/main_1  macrocell51   5326   6576  21164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_sync\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_3:re_load_pulse\/main_1
Capture Clock  : \motor_enc_3:re_load_pulse\/clock_0
Path slack     : 21164p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q            macrocell50   1250   1250  18449  RISE       1
\motor_enc_3:re_load_pulse\/main_1  macrocell93   5326   6576  21164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_pulse\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:up_pulse\/q
Path End       : \motor_enc_2:motor_enc:u0\/cs_addr_0
Capture Clock  : \motor_enc_2:motor_enc:u0\/clock
Path slack     : 21236p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell85         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:up_pulse\/q              macrocell85      1250   1250  17936  RISE       1
\motor_enc_2:motor_enc:u0\/cs_addr_0  datapathcell10   2704   3954  21236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u0\/clock                           datapathcell10      0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a_sync\/q
Path End       : \motor_enc_1:up_pulse\/main_0
Capture Clock  : \motor_enc_1:up_pulse\/clock_0
Path slack     : 21244p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a_sync\/q         macrocell58   1250   1250  16324  RISE       1
\motor_enc_1:up_pulse\/main_0  macrocell64   5246   6496  21244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:up_pulse\/clock_0                             macrocell64         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a_sync\/q
Path End       : \motor_enc_1:down_pulse\/main_0
Capture Clock  : \motor_enc_1:down_pulse\/clock_0
Path slack     : 21244p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a_sync\/q           macrocell58   1250   1250  16324  RISE       1
\motor_enc_1:down_pulse\/main_0  macrocell65   5246   6496  21244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:down_pulse\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/cl0_comb
Path End       : Net_270/main_3
Capture Clock  : Net_270/clock_0
Path slack     : 21250p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/cl0_comb  datapathcell6   2510   2510  21250  RISE       1
Net_270/main_3                                       macrocell37     3980   6490  21250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:up_pulse\/q
Path End       : \motor_enc_2:motor_enc:u1\/cs_addr_0
Capture Clock  : \motor_enc_2:motor_enc:u1\/clock
Path slack     : 21259p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         25190

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:up_pulse\/clock_0                             macrocell85         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\motor_enc_2:up_pulse\/q              macrocell85      1250   1250  17936  RISE       1
\motor_enc_2:motor_enc:u1\/cs_addr_0  datapathcell11   2681   3931  21259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:motor_enc:u1\/clock                           datapathcell11      0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_0:re_load_sync\/main_0
Capture Clock  : \motor_enc_0:re_load_sync\/clock_0
Path slack     : 21641p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q           macrocell49   1250   1250  19380  RISE       1
\motor_enc_0:re_load_sync\/main_0  macrocell51   4849   6099  21641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_sync\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_3:re_load_pulse\/main_0
Capture Clock  : \motor_enc_3:re_load_pulse\/clock_0
Path slack     : 21641p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q            macrocell49   1250   1250  19380  RISE       1
\motor_enc_3:re_load_pulse\/main_0  macrocell93   4849   6099  21641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_pulse\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_1:re_load_sync\/main_0
Capture Clock  : \motor_enc_1:re_load_sync\/clock_0
Path slack     : 21653p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q           macrocell49   1250   1250  19380  RISE       1
\motor_enc_1:re_load_sync\/main_0  macrocell63   4837   6087  21653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_sync\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_1:re_load_pulse\/main_0
Capture Clock  : \motor_enc_1:re_load_pulse\/clock_0
Path slack     : 21653p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q            macrocell49   1250   1250  19380  RISE       1
\motor_enc_1:re_load_pulse\/main_0  macrocell66   4837   6087  21653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_pulse\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_3:re_load_sync\/main_0
Capture Clock  : \motor_enc_3:re_load_sync\/clock_0
Path slack     : 21653p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q           macrocell49   1250   1250  19380  RISE       1
\motor_enc_3:re_load_sync\/main_0  macrocell90   4837   6087  21653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_sync\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/cl0_comb
Path End       : Net_1271/main_3
Capture Clock  : Net_1271/clock_0
Path slack     : 21979p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/cl0_comb  datapathcell6   2510   2510  21250  RISE       1
Net_1271/main_3                                      macrocell40     3251   5761  21979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1271/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/cl0_comb
Path End       : Net_2134/main_3
Capture Clock  : Net_2134/clock_0
Path slack     : 21979p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/cl0_comb  datapathcell6   2510   2510  21250  RISE       1
Net_2134/main_3                                      macrocell68     3251   5761  21979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load2\/q
Path End       : \motor_enc_0:re_load_pulse\/main_1
Capture Clock  : \motor_enc_0:re_load_pulse\/clock_0
Path slack     : 22096p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load2\/q            macrocell50   1250   1250  18449  RISE       1
\motor_enc_0:re_load_pulse\/main_1  macrocell54   4394   5644  22096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_pulse\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b_sync\/q
Path End       : \motor_enc_0:down_pulse\/main_2
Capture Clock  : \motor_enc_0:down_pulse\/clock_0
Path slack     : 22098p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b_sync\/q           macrocell48   1250   1250  12496  RISE       1
\motor_enc_0:down_pulse\/main_2  macrocell53   4392   5642  22098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:down_pulse\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b1\/q
Path End       : \motor_enc_1:b2\/main_0
Capture Clock  : \motor_enc_1:b2\/clock_0
Path slack     : 22138p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b1\/clock_0                                   macrocell59         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b1\/q       macrocell59   1250   1250  11178  RISE       1
\motor_enc_1:b2\/main_0  macrocell60   4352   5602  22138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b2\/clock_0                                   macrocell60         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:b_sync\/q
Path End       : \motor_enc_3:up_pulse\/main_2
Capture Clock  : \motor_enc_3:up_pulse\/clock_0
Path slack     : 22369p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:b_sync\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:b_sync\/q         macrocell89   1250   1250  16704  RISE       1
\motor_enc_3:up_pulse\/main_2  macrocell91   4121   5371  22369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:up_pulse\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:b_sync\/q
Path End       : \motor_enc_3:down_pulse\/main_2
Capture Clock  : \motor_enc_3:down_pulse\/clock_0
Path slack     : 22369p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:b_sync\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:b_sync\/q           macrocell89   1250   1250  16704  RISE       1
\motor_enc_3:down_pulse\/main_2  macrocell92   4121   5371  22369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:down_pulse\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b3\/q
Path End       : \motor_enc_1:b_sync\/main_2
Capture Clock  : \motor_enc_1:b_sync\/clock_0
Path slack     : 22393p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b3\/clock_0                                   macrocell61         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b3\/q           macrocell61   1250   1250  11328  RISE       1
\motor_enc_1:b_sync\/main_2  macrocell62   4097   5347  22393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_1271/clk_en
Capture Clock  : Net_1271/clock_0
Path slack     : 22490p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2112/q       macrocell67   1250   1250  20684  RISE       1
Net_1271/clk_en  macrocell40   5410   6660  22490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1271/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_2134/clk_en
Capture Clock  : Net_2134/clock_0
Path slack     : 22490p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2112/q       macrocell67   1250   1250  20684  RISE       1
Net_2134/clk_en  macrocell68   5410   6660  22490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2134/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_2339/clk_en
Capture Clock  : Net_2339/clock_0
Path slack     : 22490p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2112/q       macrocell67   1250   1250  20684  RISE       1
Net_2339/clk_en  macrocell94   5410   6660  22490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2339/clock_0                                           macrocell94         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b1\/q
Path End       : \motor_enc_0:b_sync\/main_0
Capture Clock  : \motor_enc_0:b_sync\/clock_0
Path slack     : 22507p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b1\/clock_0                                   macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b1\/q           macrocell45   1250   1250  12015  RISE       1
\motor_enc_0:b_sync\/main_0  macrocell48   3983   5233  22507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell48         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a_sync\/q
Path End       : \motor_enc_0:up_pulse\/main_0
Capture Clock  : \motor_enc_0:up_pulse\/clock_0
Path slack     : 22573p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a_sync\/q         macrocell44   1250   1250  13445  RISE       1
\motor_enc_0:up_pulse\/main_0  macrocell52   3917   5167  22573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:up_pulse\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a2\/q
Path End       : \motor_enc_0:a3\/main_0
Capture Clock  : \motor_enc_0:a3\/clock_0
Path slack     : 22581p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a2\/clock_0                                   macrocell42         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a2\/q       macrocell42   1250   1250  14554  RISE       1
\motor_enc_0:a3\/main_0  macrocell43   3909   5159  22581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a3\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_PWM:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_2112/main_1
Capture Clock  : Net_2112/clock_0
Path slack     : 22681p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_PWM:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell5   2290   2290  20018  RISE       1
Net_2112/main_1                              macrocell67     2769   5059  22681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell67         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2112/main_0
Capture Clock  : Net_2112/clock_0
Path slack     : 22709p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_PWM:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  20045  RISE       1
Net_2112/main_0                                          macrocell67    3821   5031  22709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell67         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_0:re_load2\/main_0
Capture Clock  : \motor_enc_0:re_load2\/clock_0
Path slack     : 22729p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q       macrocell49   1250   1250  19380  RISE       1
\motor_enc_0:re_load2\/main_0  macrocell50   3761   5011  22729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load2\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load1\/q
Path End       : \motor_enc_0:re_load_pulse\/main_0
Capture Clock  : \motor_enc_0:re_load_pulse\/clock_0
Path slack     : 22729p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load1\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load1\/q            macrocell49   1250   1250  19380  RISE       1
\motor_enc_0:re_load_pulse\/main_0  macrocell54   3761   5011  22729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_pulse\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a3\/q
Path End       : \motor_enc_0:a_sync\/main_2
Capture Clock  : \motor_enc_0:a_sync\/clock_0
Path slack     : 22854p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4886
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a3\/clock_0                                   macrocell43         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a3\/q           macrocell43   1250   1250  13165  RISE       1
\motor_enc_0:a_sync\/main_2  macrocell44   3636   4886  22854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:b_sync\/main_1
Capture Clock  : \motor_enc_2:b_sync\/clock_0
Path slack     : 22952p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q           macrocell81   1250   1250  13052  RISE       1
\motor_enc_2:b_sync\/main_1  macrocell83   3538   4788  22952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:b_sync\/clock_0                               macrocell83         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_3:a_sync\/main_1
Capture Clock  : \motor_enc_3:a_sync\/clock_0
Path slack     : 22952p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q           macrocell81   1250   1250  13052  RISE       1
\motor_enc_3:a_sync\/main_1  macrocell88   3538   4788  22952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:a_sync\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b_sync\/q
Path End       : \motor_enc_0:b_sync\/main_3
Capture Clock  : \motor_enc_0:b_sync\/clock_0
Path slack     : 22989p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell48         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b_sync\/q       macrocell48   1250   1250  12496  RISE       1
\motor_enc_0:b_sync\/main_3  macrocell48   3501   4751  22989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell48         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:b_sync\/q
Path End       : \motor_enc_1:b_sync\/main_3
Capture Clock  : \motor_enc_1:b_sync\/clock_0
Path slack     : 23039p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell62         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:b_sync\/q       macrocell62   1250   1250  11155  RISE       1
\motor_enc_1:b_sync\/main_3  macrocell62   3451   4701  23039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:b_sync\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_270/clk_en
Capture Clock  : Net_270/clock_0
Path slack     : 23046p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_2112/q      macrocell67   1250   1250  20684  RISE       1
Net_270/clk_en  macrocell37   4854   6104  23046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a_sync\/q
Path End       : \motor_enc_0:a_sync\/main_3
Capture Clock  : \motor_enc_0:a_sync\/clock_0
Path slack     : 23134p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a_sync\/q       macrocell44   1250   1250  13445  RISE       1
\motor_enc_0:a_sync\/main_3  macrocell44   3356   4606  23134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load_sync\/q
Path End       : \motor_enc_0:re_load_pulse\/main_2
Capture Clock  : \motor_enc_0:re_load_pulse\/clock_0
Path slack     : 23188p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_sync\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load_sync\/q        macrocell51   1250   1250  23188  RISE       1
\motor_enc_0:re_load_pulse\/main_2  macrocell54   3302   4552  23188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_pulse\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : \Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clk_en
Capture Clock  : \Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clock
Path slack     : 23234p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2112/q                                         macrocell67     1250   1250  20684  RISE       1
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clk_en  datapathcell6   4666   5916  23234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Direct_dual_8bPWM_0:Direct_dual_8bPWM:u0\/clock           datapathcell6       0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b1\/q
Path End       : \motor_enc_0:b2\/main_0
Capture Clock  : \motor_enc_0:b2\/clock_0
Path slack     : 23247p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b1\/clock_0                                   macrocell45         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b1\/q       macrocell45   1250   1250  12015  RISE       1
\motor_enc_0:b2\/main_0  macrocell46   3243   4493  23247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b2\/clock_0                                   macrocell46         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:a_sync\/q
Path End       : \motor_enc_3:up_pulse\/main_0
Capture Clock  : \motor_enc_3:up_pulse\/clock_0
Path slack     : 23258p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:a_sync\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:a_sync\/q         macrocell88   1250   1250  17902  RISE       1
\motor_enc_3:up_pulse\/main_0  macrocell91   3232   4482  23258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:up_pulse\/clock_0                             macrocell91         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:a_sync\/q
Path End       : \motor_enc_3:down_pulse\/main_0
Capture Clock  : \motor_enc_3:down_pulse\/clock_0
Path slack     : 23258p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:a_sync\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:a_sync\/q           macrocell88   1250   1250  17902  RISE       1
\motor_enc_3:down_pulse\/main_0  macrocell92   3232   4482  23258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:down_pulse\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a1\/q
Path End       : \motor_enc_1:a2\/main_0
Capture Clock  : \motor_enc_1:a2\/clock_0
Path slack     : 23261p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a1\/clock_0                                   macrocell55         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a1\/q       macrocell55   1250   1250  17173  RISE       1
\motor_enc_1:a2\/main_0  macrocell56   3229   4479  23261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a2\/clock_0                                   macrocell56         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a2\/q
Path End       : \motor_enc_1:a_sync\/main_1
Capture Clock  : \motor_enc_1:a_sync\/clock_0
Path slack     : 23288p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a2\/clock_0                                   macrocell56         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a2\/q           macrocell56   1250   1250  16285  RISE       1
\motor_enc_1:a_sync\/main_1  macrocell58   3202   4452  23288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a_sync\/q
Path End       : \motor_enc_1:a_sync\/main_3
Capture Clock  : \motor_enc_1:a_sync\/clock_0
Path slack     : 23327p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a_sync\/q       macrocell58   1250   1250  16324  RISE       1
\motor_enc_1:a_sync\/main_3  macrocell58   3163   4413  23327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a2\/q
Path End       : \motor_enc_3:b_sync\/main_0
Capture Clock  : \motor_enc_3:b_sync\/clock_0
Path slack     : 23350p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a2\/clock_0                                   macrocell80         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a2\/q           macrocell80   1250   1250  14507  RISE       1
\motor_enc_3:b_sync\/main_0  macrocell89   3140   4390  23350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:b_sync\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b2\/q
Path End       : \motor_enc_0:b3\/main_0
Capture Clock  : \motor_enc_0:b3\/clock_0
Path slack     : 23562p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b2\/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b2\/q       macrocell46   1250   1250  13069  RISE       1
\motor_enc_0:b3\/main_0  macrocell47   2928   4178  23562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b3\/clock_0                                   macrocell47         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b2\/q
Path End       : \motor_enc_0:b_sync\/main_1
Capture Clock  : \motor_enc_0:b_sync\/clock_0
Path slack     : 23562p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b2\/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b2\/q           macrocell46   1250   1250  13069  RISE       1
\motor_enc_0:b_sync\/main_1  macrocell48   2928   4178  23562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell48         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a3\/q
Path End       : \motor_enc_1:a_sync\/main_2
Capture Clock  : \motor_enc_1:a_sync\/clock_0
Path slack     : 23590p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a3\/clock_0                                   macrocell57         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a3\/q           macrocell57   1250   1250  16587  RISE       1
\motor_enc_1:a_sync\/main_2  macrocell58   2900   4150  23590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a_sync\/q
Path End       : \motor_enc_2:a_sync\/main_2
Capture Clock  : \motor_enc_2:a_sync\/clock_0
Path slack     : 23851p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a_sync\/clock_0                               macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a_sync\/q       macrocell82   1250   1250  14130  RISE       1
\motor_enc_2:a_sync\/main_2  macrocell82   2639   3889  23851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a_sync\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:b_sync\/q
Path End       : \motor_enc_2:b_sync\/main_2
Capture Clock  : \motor_enc_2:b_sync\/clock_0
Path slack     : 23860p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:b_sync\/clock_0                               macrocell83         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:b_sync\/q       macrocell83   1250   1250  14093  RISE       1
\motor_enc_2:b_sync\/main_2  macrocell83   2630   3880  23860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:b_sync\/clock_0                               macrocell83         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:a3\/q
Path End       : \motor_enc_2:a_sync\/main_1
Capture Clock  : \motor_enc_2:a_sync\/clock_0
Path slack     : 23877p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a3\/clock_0                                   macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:a3\/q           macrocell81   1250   1250  13052  RISE       1
\motor_enc_2:a_sync\/main_1  macrocell82   2613   3863  23877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:a_sync\/clock_0                               macrocell82         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:re_load_sync\/q
Path End       : \motor_enc_3:re_load_pulse\/main_2
Capture Clock  : \motor_enc_3:re_load_pulse\/clock_0
Path slack     : 23959p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_sync\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:re_load_sync\/q        macrocell90   1250   1250  23959  RISE       1
\motor_enc_3:re_load_pulse\/main_2  macrocell93   2531   3781  23959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_pulse\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:re_load_sync\/q
Path End       : \motor_enc_3:re_load_sync\/main_2
Capture Clock  : \motor_enc_3:re_load_sync\/clock_0
Path slack     : 23961p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_sync\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:re_load_sync\/q       macrocell90   1250   1250  23959  RISE       1
\motor_enc_3:re_load_sync\/main_2  macrocell90   2529   3779  23961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:re_load_sync\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:re_load_sync\/q
Path End       : \motor_enc_0:re_load_sync\/main_2
Capture Clock  : \motor_enc_0:re_load_sync\/clock_0
Path slack     : 23965p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_sync\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:re_load_sync\/q       macrocell51   1250   1250  23188  RISE       1
\motor_enc_0:re_load_sync\/main_2  macrocell51   2525   3775  23965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:re_load_sync\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_288/clk_en
Capture Clock  : Net_288/clock_0
Path slack     : 23973p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_2112/q      macrocell67   1250   1250  20684  RISE       1
Net_288/clk_en  macrocell38   3927   5177  23973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_288/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_1274/clk_en
Capture Clock  : Net_1274/clock_0
Path slack     : 23973p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2112/q       macrocell67   1250   1250  20684  RISE       1
Net_1274/clk_en  macrocell39   3927   5177  23973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1274/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2112/q
Path End       : Net_2135/clk_en
Capture Clock  : Net_2135/clock_0
Path slack     : 23973p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -2100
----------------------------------------------------   ----- 
End-of-path required time (ps)                         29150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2112/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2112/q       macrocell67   1250   1250  20684  RISE       1
Net_2135/clk_en  macrocell69   3927   5177  23973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2135/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a1\/q
Path End       : \motor_enc_1:a_sync\/main_0
Capture Clock  : \motor_enc_1:a_sync\/clock_0
Path slack     : 24176p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a1\/clock_0                                   macrocell55         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a1\/q           macrocell55   1250   1250  17173  RISE       1
\motor_enc_1:a_sync\/main_0  macrocell58   2314   3564  24176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a_sync\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:b_sync\/q
Path End       : \motor_enc_3:b_sync\/main_2
Capture Clock  : \motor_enc_3:b_sync\/clock_0
Path slack     : 24181p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:b_sync\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:b_sync\/q       macrocell89   1250   1250  16704  RISE       1
\motor_enc_3:b_sync\/main_2  macrocell89   2309   3559  24181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:b_sync\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_3:a_sync\/q
Path End       : \motor_enc_3:a_sync\/main_2
Capture Clock  : \motor_enc_3:a_sync\/clock_0
Path slack     : 24185p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:a_sync\/clock_0                               macrocell88         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_3:a_sync\/q       macrocell88   1250   1250  17902  RISE       1
\motor_enc_3:a_sync\/main_2  macrocell88   2305   3555  24185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_3:a_sync\/clock_0                               macrocell88         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:a2\/q
Path End       : \motor_enc_1:a3\/main_0
Capture Clock  : \motor_enc_1:a3\/clock_0
Path slack     : 24185p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a2\/clock_0                                   macrocell56         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:a2\/q       macrocell56   1250   1250  16285  RISE       1
\motor_enc_1:a3\/main_0  macrocell57   2305   3555  24185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:a3\/clock_0                                   macrocell57         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:b3\/q
Path End       : \motor_enc_0:b_sync\/main_2
Capture Clock  : \motor_enc_0:b_sync\/clock_0
Path slack     : 24189p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b3\/clock_0                                   macrocell47         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:b3\/q           macrocell47   1250   1250  13696  RISE       1
\motor_enc_0:b_sync\/main_2  macrocell48   2301   3551  24189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:b_sync\/clock_0                               macrocell48         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_0:a2\/q
Path End       : \motor_enc_0:a_sync\/main_1
Capture Clock  : \motor_enc_0:a_sync\/clock_0
Path slack     : 24243p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a2\/clock_0                                   macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_0:a2\/q           macrocell42   1250   1250  14554  RISE       1
\motor_enc_0:a_sync\/main_1  macrocell44   2247   3497  24243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_0:a_sync\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:re_load_sync\/q
Path End       : \motor_enc_1:re_load_sync\/main_2
Capture Clock  : \motor_enc_1:re_load_sync\/clock_0
Path slack     : 24254p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_sync\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:re_load_sync\/q       macrocell63   1250   1250  24254  RISE       1
\motor_enc_1:re_load_sync\/main_2  macrocell63   2236   3486  24254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_sync\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_1:re_load_sync\/q
Path End       : \motor_enc_1:re_load_pulse\/main_2
Capture Clock  : \motor_enc_1:re_load_pulse\/clock_0
Path slack     : 24254p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_sync\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_1:re_load_sync\/q        macrocell63   1250   1250  24254  RISE       1
\motor_enc_1:re_load_pulse\/main_2  macrocell66   2236   3486  24254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_1:re_load_pulse\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:re_load_sync\/q
Path End       : \motor_enc_2:re_load_sync\/main_2
Capture Clock  : \motor_enc_2:re_load_sync\/clock_0
Path slack     : 24264p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_sync\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:re_load_sync\/q       macrocell84   1250   1250  24264  RISE       1
\motor_enc_2:re_load_sync\/main_2  macrocell84   2226   3476  24264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_sync\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor_enc_2:re_load_sync\/q
Path End       : \motor_enc_2:re_load_pulse\/main_2
Capture Clock  : \motor_enc_2:re_load_pulse\/clock_0
Path slack     : 24264p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   31250
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         27740

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_sync\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motor_enc_2:re_load_sync\/q        macrocell84   1250   1250  24264  RISE       1
\motor_enc_2:re_load_pulse\/main_2  macrocell87   2226   3476  24264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor_enc_2:re_load_pulse\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 107454p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9066
-------------------------------------   ---- 
End-of-path arrival time (ps)           9066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q             macrocell76     1250   1250  107454  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell9   7816   9066  107454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 108004p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8516
-------------------------------------   ---- 
End-of-path arrival time (ps)           8516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q             macrocell76     1250   1250  107454  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell8   7266   8516  108004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 109208p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 122150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12942
-------------------------------------   ----- 
End-of-path arrival time (ps)           12942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1   count7cell      1940   1940  109208  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_3  macrocell9      3644   5584  109208  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell9      3350   8934  109208  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/f1_load   datapathcell8   4009  12942  109208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 109616p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 122150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1   count7cell      1940   1940  109208  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_3  macrocell9      3644   5584  109208  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell9      3350   8934  109208  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/f1_load   datapathcell9   3600  12534  109616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb
Path End       : \SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 110695p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13805
-------------------------------------   ----- 
End-of-path arrival time (ps)           13805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb  datapathcell9   3580   3580  110695  RISE       1
\SPIM_1:BSPIM:rx_status_6\/main_5           macrocell12     3232   6812  110695  RISE       1
\SPIM_1:BSPIM:rx_status_6\/q                macrocell12     3350  10162  110695  RISE       1
\SPIM_1:BSPIM:RxStsReg\/status_6            statusicell4    3643  13805  110695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:RxStsReg\/clock                              statusicell4        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 110700p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13800
-------------------------------------   ----- 
End-of-path arrival time (ps)           13800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q           macrocell76    1250   1250  107454  RISE       1
\SPIM_1:BSPIM:tx_status_0\/main_2  macrocell10    6873   8123  110700  RISE       1
\SPIM_1:BSPIM:tx_status_0\/q       macrocell10    3350  11473  110700  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_0   statusicell3   2327  13800  110700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell3        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 110909p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q             macrocell74     1250   1250  110909  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell8   4361   5611  110909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 110993p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13507
-------------------------------------   ----- 
End-of-path arrival time (ps)           13507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1   count7cell     1940   1940  109208  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_3  macrocell9     3644   5584  109208  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell9     3350   8934  109208  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_3    statusicell3   4573  13507  110993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell3        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 111191p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q             macrocell74     1250   1250  110909  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell9   4079   5329  111191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u0\/clock
Path slack     : 111221p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q             macrocell75     1250   1250  111221  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell8   4049   5299  111221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 111222p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 116520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q             macrocell75     1250   1250  111221  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell9   4048   5298  111222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_2499/main_3
Capture Clock  : Net_2499/clock_0
Path slack     : 112442p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell76   1250   1250  107454  RISE       1
Net_2499/main_3           macrocell72   7798   9048  112442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2499/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_2521/main_3
Capture Clock  : Net_2521/clock_0
Path slack     : 112442p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell76   1250   1250  107454  RISE       1
Net_2521/main_3           macrocell73   7798   9048  112442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2521/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 112528p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8962
-------------------------------------   ---- 
End-of-path arrival time (ps)           8962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell9   3580   3580  112528  RISE       1
\SPIM_1:BSPIM:state_0\/main_8               macrocell76     5382   8962  112528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 112766p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8724
-------------------------------------   ---- 
End-of-path arrival time (ps)           8724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q         macrocell74   1250   1250  110909  RISE       1
\SPIM_1:BSPIM:load_cond\/main_0  macrocell77   7474   8724  112766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/so_comb
Path End       : Net_2521/main_4
Capture Clock  : Net_2521/clock_0
Path slack     : 113204p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/so_comb  datapathcell9   5360   5360  113204  RISE       1
Net_2521/main_4                    macrocell73     2926   8286  113204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2521/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 113436p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell9   3580   3580  112528  RISE       1
\SPIM_1:BSPIM:state_2\/main_8               macrocell74     4474   8054  113436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 113436p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell9   3580   3580  112528  RISE       1
\SPIM_1:BSPIM:state_1\/main_8               macrocell75     4474   8054  113436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 113534p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7956
-------------------------------------   ---- 
End-of-path arrival time (ps)           7956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  109208  RISE       1
\SPIM_1:BSPIM:load_cond\/main_6    macrocell77   6016   7956  113534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 113673p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell74   1250   1250  110909  RISE       1
\SPIM_1:BSPIM:state_0\/main_0  macrocell76   6567   7817  113673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_2506/main_0
Capture Clock  : Net_2506/clock_0
Path slack     : 113673p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell74   1250   1250  110909  RISE       1
Net_2506/main_0           macrocell79   6567   7817  113673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2506/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 113814p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  109340  RISE       1
\SPIM_1:BSPIM:load_cond\/main_3    macrocell77   5736   7676  113814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 114442p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  109208  RISE       1
\SPIM_1:BSPIM:state_0\/main_6      macrocell76   5108   7048  114442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_2499/main_1
Capture Clock  : Net_2499/clock_0
Path slack     : 114532p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell74   1250   1250  110909  RISE       1
Net_2499/main_1           macrocell72   5708   6958  114532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2499/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_2521/main_1
Capture Clock  : Net_2521/clock_0
Path slack     : 114532p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell74   1250   1250  110909  RISE       1
Net_2521/main_1           macrocell73   5708   6958  114532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2521/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 114580p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell74   1250   1250  110909  RISE       1
\SPIM_1:BSPIM:state_2\/main_0  macrocell74   5660   6910  114580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 114580p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell74   1250   1250  110909  RISE       1
\SPIM_1:BSPIM:state_1\/main_0  macrocell75   5660   6910  114580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 114723p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  109340  RISE       1
\SPIM_1:BSPIM:state_0\/main_3      macrocell76   4827   6767  114723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 114767p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6723
-------------------------------------   ---- 
End-of-path arrival time (ps)           6723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  109724  RISE       1
\SPIM_1:BSPIM:load_cond\/main_7    macrocell77   4783   6723  114767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 114957p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  110051  RISE       1
\SPIM_1:BSPIM:load_cond\/main_5    macrocell77   4593   6533  114957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 114963p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  110032  RISE       1
\SPIM_1:BSPIM:load_cond\/main_4    macrocell77   4587   6527  114963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 114972p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell76   1250   1250  107454  RISE       1
\SPIM_1:BSPIM:state_2\/main_2  macrocell74   5268   6518  114972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 114972p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell76   1250   1250  107454  RISE       1
\SPIM_1:BSPIM:state_1\/main_2  macrocell75   5268   6518  114972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 114978p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q          macrocell76   1250   1250  107454  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_2  macrocell78   5262   6512  114978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 115172p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q         macrocell76   1250   1250  107454  RISE       1
\SPIM_1:BSPIM:load_cond\/main_2  macrocell77   5068   6318  115172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_1:BSPIM:BitCounter\/clock
Path slack     : 115227p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 120940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell78   1250   1250  115227  RISE       1
\SPIM_1:BSPIM:BitCounter\/enable  count7cell    4463   5713  115227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_2499/main_2
Capture Clock  : Net_2499/clock_0
Path slack     : 115249p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6241
-------------------------------------   ---- 
End-of-path arrival time (ps)           6241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell75   1250   1250  111221  RISE       1
Net_2499/main_2           macrocell72   4991   6241  115249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2499/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_2521/main_2
Capture Clock  : Net_2521/clock_0
Path slack     : 115249p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6241
-------------------------------------   ---- 
End-of-path arrival time (ps)           6241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell75   1250   1250  111221  RISE       1
Net_2521/main_2           macrocell73   4991   6241  115249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2521/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 115334p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  109208  RISE       1
\SPIM_1:BSPIM:state_2\/main_6      macrocell74   4216   6156  115334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 115334p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  109208  RISE       1
\SPIM_1:BSPIM:state_1\/main_6      macrocell75   4216   6156  115334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 115632p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q         macrocell75   1250   1250  111221  RISE       1
\SPIM_1:BSPIM:load_cond\/main_1  macrocell77   4608   5858  115632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 115678p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  109724  RISE       1
\SPIM_1:BSPIM:state_0\/main_7      macrocell76   3872   5812  115678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 115865p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  110051  RISE       1
\SPIM_1:BSPIM:state_0\/main_5      macrocell76   3685   5625  115865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 115872p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  110032  RISE       1
\SPIM_1:BSPIM:state_0\/main_4      macrocell76   3678   5618  115872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 115906p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  109208  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_6   macrocell78   3644   5584  115906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 116039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  109340  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_3   macrocell78   3511   5451  116039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 116071p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell76   1250   1250  107454  RISE       1
\SPIM_1:BSPIM:state_0\/main_2  macrocell76   4169   5419  116071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_2506/main_2
Capture Clock  : Net_2506/clock_0
Path slack     : 116071p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell76   1250   1250  107454  RISE       1
Net_2506/main_2           macrocell79   4169   5419  116071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2506/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 116301p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  109340  RISE       1
\SPIM_1:BSPIM:state_2\/main_3      macrocell74   3249   5189  116301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 116301p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  109340  RISE       1
\SPIM_1:BSPIM:state_1\/main_3      macrocell75   3249   5189  116301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 116422p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  109724  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_7   macrocell78   3128   5068  116422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 116427p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  109724  RISE       1
\SPIM_1:BSPIM:state_2\/main_7      macrocell74   3123   5063  116427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 116427p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  109724  RISE       1
\SPIM_1:BSPIM:state_1\/main_7      macrocell75   3123   5063  116427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 116541p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell75   1250   1250  111221  RISE       1
\SPIM_1:BSPIM:state_0\/main_1  macrocell76   3699   4949  116541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell76         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_2506/main_1
Capture Clock  : Net_2506/clock_0
Path slack     : 116541p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell75   1250   1250  111221  RISE       1
Net_2506/main_1           macrocell79   3699   4949  116541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2506/clock_0                                           macrocell79         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 116719p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  110051  RISE       1
\SPIM_1:BSPIM:state_2\/main_5      macrocell74   2831   4771  116719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 116719p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  110051  RISE       1
\SPIM_1:BSPIM:state_1\/main_5      macrocell75   2831   4771  116719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 116731p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  110032  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_4   macrocell78   2819   4759  116731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 116733p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  110032  RISE       1
\SPIM_1:BSPIM:state_2\/main_4      macrocell74   2817   4757  116733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 116733p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  110032  RISE       1
\SPIM_1:BSPIM:state_1\/main_4      macrocell75   2817   4757  116733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 116749p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  110051  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_5   macrocell78   2801   4741  116749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 116770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell78   1250   1250  115227  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_8  macrocell78   3470   4720  116770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 117425p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q          macrocell75   1250   1250  111221  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_1  macrocell78   2815   4065  117425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2499/q
Path End       : Net_2499/main_0
Capture Clock  : Net_2499/clock_0
Path slack     : 117431p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2499/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2499/q       macrocell72   1250   1250  117431  RISE       1
Net_2499/main_0  macrocell72   2809   4059  117431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2499/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 117441p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell75   1250   1250  111221  RISE       1
\SPIM_1:BSPIM:state_2\/main_1  macrocell74   2799   4049  117441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 117441p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell75   1250   1250  111221  RISE       1
\SPIM_1:BSPIM:state_1\/main_1  macrocell75   2799   4049  117441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell75         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 117626p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:state_2\/q          macrocell74   1250   1250  110909  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_0  macrocell78   2614   3864  117626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2521/q
Path End       : Net_2521/main_0
Capture Clock  : Net_2521/clock_0
Path slack     : 117648p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2521/clock_0                                           macrocell73         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2521/q       macrocell73   1250   1250  117648  RISE       1
Net_2521/main_0  macrocell73   2592   3842  117648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2521/clock_0                                           macrocell73         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:load_cond\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 117948p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:load_cond\/q       macrocell77   1250   1250  117948  RISE       1
\SPIM_1:BSPIM:load_cond\/main_8  macrocell77   2292   3542  117948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell77         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \SPIM_1:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \SPIM_1:BSPIM:sR16:Dp:u1\/clock
Path slack     : 118790p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   125000
- Setup time                                                    -5490
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 119510

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u0\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_1:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell8    720    720  118790  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/sir      datapathcell9      0    720  118790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR16:Dp:u1\/clock                            datapathcell9       0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 480336p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 491520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11184
-------------------------------------   ----- 
End-of-path arrival time (ps)           11184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q            macrocell99      1250   1250  480336  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell17   9934  11184  480336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 480609p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 491520

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10911
-------------------------------------   ----- 
End-of-path arrival time (ps)           10911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q            macrocell100     1250   1250  480609  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell17   9661  10911  480609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_2:BSPIM:TxStsReg\/clock
Path slack     : 482117p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17383
-------------------------------------   ----- 
End-of-path arrival time (ps)           17383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q           macrocell99    1250   1250  480336  RISE       1
\SPIM_2:BSPIM:tx_status_0\/main_0  macrocell23   10483  11733  482117  RISE       1
\SPIM_2:BSPIM:tx_status_0\/q       macrocell23    3350  15083  482117  RISE       1
\SPIM_2:BSPIM:TxStsReg\/status_0   statusicell6   2300  17383  482117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 482843p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -2850
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14307
-------------------------------------   ----- 
End-of-path arrival time (ps)           14307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4   count7cell       1940   1940  482843  RISE       1
\SPIM_2:BSPIM:load_rx_data\/main_0  macrocell22      2666   4606  482843  RISE       1
\SPIM_2:BSPIM:load_rx_data\/q       macrocell22      3350   7956  482843  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/f1_load    datapathcell17   6351  14307  482843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484022p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -8480
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 491520

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7498
-------------------------------------   ---- 
End-of-path arrival time (ps)           7498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q            macrocell101     1250   1250  484022  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell17   6248   7498  484022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_2:BSPIM:TxStsReg\/clock
Path slack     : 484639p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14861
-------------------------------------   ----- 
End-of-path arrival time (ps)           14861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4   count7cell     1940   1940  482843  RISE       1
\SPIM_2:BSPIM:load_rx_data\/main_0  macrocell22    2666   4606  482843  RISE       1
\SPIM_2:BSPIM:load_rx_data\/q       macrocell22    3350   7956  482843  RISE       1
\SPIM_2:BSPIM:TxStsReg\/status_3    statusicell6   6904  14861  484639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 484678p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell17   3580   3580  484678  RISE       1
\SPIM_2:BSPIM:state_2\/main_8              macrocell99      8232  11812  484678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 484678p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell17   3580   3580  484678  RISE       1
\SPIM_2:BSPIM:state_1\/main_8              macrocell100     8232  11812  484678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 484734p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11756
-------------------------------------   ----- 
End-of-path arrival time (ps)           11756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q          macrocell99    1250   1250  480336  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_0  macrocell103  10506  11756  484734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 484986p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11504
-------------------------------------   ----- 
End-of-path arrival time (ps)           11504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q          macrocell100   1250   1250  480609  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_1  macrocell103  10254  11504  484986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_2:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_2:BSPIM:RxStsReg\/clock
Path slack     : 486116p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13384
-------------------------------------   ----- 
End-of-path arrival time (ps)           13384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell17   3580   3580  486116  RISE       1
\SPIM_2:BSPIM:rx_status_6\/main_5          macrocell25      3567   7147  486116  RISE       1
\SPIM_2:BSPIM:rx_status_6\/q               macrocell25      3350  10497  486116  RISE       1
\SPIM_2:BSPIM:RxStsReg\/status_6           statusicell7     2887  13384  486116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:RxStsReg\/clock                              statusicell7        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_2505/main_2
Capture Clock  : Net_2505/clock_0
Path slack     : 486151p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10339
-------------------------------------   ----- 
End-of-path arrival time (ps)           10339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell100   1250   1250  480609  RISE       1
Net_2505/main_2           macrocell98    9089  10339  486151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2505/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 486151p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10339
-------------------------------------   ----- 
End-of-path arrival time (ps)           10339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q         macrocell100   1250   1250  480609  RISE       1
\SPIM_2:BSPIM:load_cond\/main_1  macrocell102   9089  10339  486151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 486869p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9621
-------------------------------------   ---- 
End-of-path arrival time (ps)           9621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell    1940   1940  483172  RISE       1
\SPIM_2:BSPIM:state_2\/main_4      macrocell99   7681   9621  486869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 486869p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9621
-------------------------------------   ---- 
End-of-path arrival time (ps)           9621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  483172  RISE       1
\SPIM_2:BSPIM:state_1\/main_4      macrocell100   7681   9621  486869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 486897p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9593
-------------------------------------   ---- 
End-of-path arrival time (ps)           9593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell    1940   1940  483163  RISE       1
\SPIM_2:BSPIM:state_2\/main_7      macrocell99   7653   9593  486897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 486897p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9593
-------------------------------------   ---- 
End-of-path arrival time (ps)           9593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  483163  RISE       1
\SPIM_2:BSPIM:state_1\/main_7      macrocell100   7653   9593  486897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 487109p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9381
-------------------------------------   ---- 
End-of-path arrival time (ps)           9381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell17   3580   3580  484678  RISE       1
\SPIM_2:BSPIM:state_0\/main_8              macrocell101     5801   9381  487109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 487343p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9147
-------------------------------------   ---- 
End-of-path arrival time (ps)           9147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell    1940   1940  483197  RISE       1
\SPIM_2:BSPIM:state_2\/main_5      macrocell99   7207   9147  487343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 487343p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9147
-------------------------------------   ---- 
End-of-path arrival time (ps)           9147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  483197  RISE       1
\SPIM_2:BSPIM:state_1\/main_5      macrocell100   7207   9147  487343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 487500p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8990
-------------------------------------   ---- 
End-of-path arrival time (ps)           8990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell    1940   1940  482843  RISE       1
\SPIM_2:BSPIM:state_2\/main_3      macrocell99   7050   8990  487500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 487500p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8990
-------------------------------------   ---- 
End-of-path arrival time (ps)           8990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  482843  RISE       1
\SPIM_2:BSPIM:state_1\/main_3      macrocell100   7050   8990  487500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_2494/main_2
Capture Clock  : Net_2494/clock_0
Path slack     : 487603p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8887
-------------------------------------   ---- 
End-of-path arrival time (ps)           8887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell100   1250   1250  480609  RISE       1
Net_2494/main_2           macrocell71    7637   8887  487603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2494/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 487603p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8887
-------------------------------------   ---- 
End-of-path arrival time (ps)           8887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell100   1250   1250  480609  RISE       1
\SPIM_2:BSPIM:state_0\/main_1  macrocell101   7637   8887  487603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 487652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8838
-------------------------------------   ---- 
End-of-path arrival time (ps)           8838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell    1940   1940  483195  RISE       1
\SPIM_2:BSPIM:state_2\/main_6      macrocell99   6898   8838  487652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 487652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8838
-------------------------------------   ---- 
End-of-path arrival time (ps)           8838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  483195  RISE       1
\SPIM_2:BSPIM:state_1\/main_6      macrocell100   6898   8838  487652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 487852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8638
-------------------------------------   ---- 
End-of-path arrival time (ps)           8638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell101   1250   1250  484022  RISE       1
\SPIM_2:BSPIM:state_2\/main_2  macrocell99    7388   8638  487852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 487852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8638
-------------------------------------   ---- 
End-of-path arrival time (ps)           8638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell101   1250   1250  484022  RISE       1
\SPIM_2:BSPIM:state_1\/main_2  macrocell100   7388   8638  487852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_2522/main_2
Capture Clock  : Net_2522/clock_0
Path slack     : 487852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8638
-------------------------------------   ---- 
End-of-path arrival time (ps)           8638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell101   1250   1250  484022  RISE       1
Net_2522/main_2           macrocell104   7388   8638  487852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2522/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 488025p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q          macrocell101   1250   1250  484022  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_2  macrocell103   7215   8465  488025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_2505/main_1
Capture Clock  : Net_2505/clock_0
Path slack     : 488039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8451
-------------------------------------   ---- 
End-of-path arrival time (ps)           8451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell99   1250   1250  480336  RISE       1
Net_2505/main_1           macrocell98   7201   8451  488039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2505/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 488039p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8451
-------------------------------------   ---- 
End-of-path arrival time (ps)           8451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q         macrocell99    1250   1250  480336  RISE       1
\SPIM_2:BSPIM:load_cond\/main_0  macrocell102   7201   8451  488039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_2494/main_1
Capture Clock  : Net_2494/clock_0
Path slack     : 488061p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8429
-------------------------------------   ---- 
End-of-path arrival time (ps)           8429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell99   1250   1250  480336  RISE       1
Net_2494/main_1           macrocell71   7179   8429  488061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2494/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 488061p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8429
-------------------------------------   ---- 
End-of-path arrival time (ps)           8429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell99    1250   1250  480336  RISE       1
\SPIM_2:BSPIM:state_0\/main_0  macrocell101   7179   8429  488061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_2505/main_4
Capture Clock  : Net_2505/clock_0
Path slack     : 488204p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell17      0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/so_comb  datapathcell17   5360   5360  488204  RISE       1
Net_2505/main_4                   macrocell98      2926   8286  488204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2505/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 488485p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8005
-------------------------------------   ---- 
End-of-path arrival time (ps)           8005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  483172  RISE       1
\SPIM_2:BSPIM:state_0\/main_4      macrocell101   6065   8005  488485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 488789p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  483163  RISE       1
\SPIM_2:BSPIM:state_0\/main_7      macrocell101   5761   7701  488789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 488995p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7495
-------------------------------------   ---- 
End-of-path arrival time (ps)           7495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  483197  RISE       1
\SPIM_2:BSPIM:state_0\/main_5      macrocell101   5555   7495  488995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 489566p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  483197  RISE       1
\SPIM_2:BSPIM:load_cond\/main_5    macrocell102   4984   6924  489566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_2505/main_3
Capture Clock  : Net_2505/clock_0
Path slack     : 489605p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell101   1250   1250  484022  RISE       1
Net_2505/main_3           macrocell98    5635   6885  489605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2505/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 489605p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q         macrocell101   1250   1250  484022  RISE       1
\SPIM_2:BSPIM:load_cond\/main_2  macrocell102   5635   6885  489605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490006p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  483172  RISE       1
\SPIM_2:BSPIM:load_cond\/main_4    macrocell102   4544   6484  490006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490161p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6329
-------------------------------------   ---- 
End-of-path arrival time (ps)           6329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  483163  RISE       1
\SPIM_2:BSPIM:load_cond\/main_7    macrocell102   4389   6329  490161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_2494/main_3
Capture Clock  : Net_2494/clock_0
Path slack     : 490184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell101   1250   1250  484022  RISE       1
Net_2494/main_3           macrocell71    5056   6306  490184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2494/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 490184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell101   1250   1250  484022  RISE       1
\SPIM_2:BSPIM:state_0\/main_2  macrocell101   5056   6306  490184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490312p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  482843  RISE       1
\SPIM_2:BSPIM:load_cond\/main_3    macrocell102   4238   6178  490312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 490328p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6162
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  482843  RISE       1
\SPIM_2:BSPIM:state_0\/main_3      macrocell101   4222   6162  490328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 490334p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  483195  RISE       1
\SPIM_2:BSPIM:load_cond\/main_6    macrocell102   4216   6156  490334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 490347p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  483195  RISE       1
\SPIM_2:BSPIM:state_0\/main_6      macrocell101   4203   6143  490347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell101        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 491818p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell100   1250   1250  480609  RISE       1
\SPIM_2:BSPIM:state_2\/main_1  macrocell99    3422   4672  491818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 491818p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell100   1250   1250  480609  RISE       1
\SPIM_2:BSPIM:state_1\/main_1  macrocell100   3422   4672  491818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_2522/main_1
Capture Clock  : Net_2522/clock_0
Path slack     : 491818p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell100   1250   1250  480609  RISE       1
Net_2522/main_1           macrocell104   3422   4672  491818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2522/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 491884p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  482843  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_3   macrocell103   2666   4606  491884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:cnt_enable\/q
Path End       : \SPIM_2:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_2:BSPIM:BitCounter\/clock
Path slack     : 491905p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:cnt_enable\/q       macrocell103   1250   1250  491905  RISE       1
\SPIM_2:BSPIM:BitCounter\/enable  count7cell     2785   4035  491905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 491961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell99   1250   1250  480336  RISE       1
\SPIM_2:BSPIM:state_2\/main_0  macrocell99   3279   4529  491961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 491961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell99    1250   1250  480336  RISE       1
\SPIM_2:BSPIM:state_1\/main_0  macrocell100   3279   4529  491961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell100        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_2522/main_0
Capture Clock  : Net_2522/clock_0
Path slack     : 491961p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                  model name    delay     AT   slack  edge  Fanout
------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell99    1250   1250  480336  RISE       1
Net_2522/main_0           macrocell104   3279   4529  491961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2522/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 492204p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  483163  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_7   macrocell103   2346   4286  492204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 492213p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  483172  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_4   macrocell103   2337   4277  492213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 492236p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  483195  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_6   macrocell103   2314   4254  492236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 492238p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  483197  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_5   macrocell103   2312   4252  492238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:cnt_enable\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 492455p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:cnt_enable\/q       macrocell103   1250   1250  491905  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_8  macrocell103   2785   4035  492455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell103        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2505/q
Path End       : Net_2505/main_0
Capture Clock  : Net_2505/clock_0
Path slack     : 492620p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2505/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2505/q       macrocell98   1250   1250  492620  RISE       1
Net_2505/main_0  macrocell98   2620   3870  492620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2505/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:load_cond\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 492940p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_2:BSPIM:load_cond\/q       macrocell102   1250   1250  492940  RISE       1
\SPIM_2:BSPIM:load_cond\/main_8  macrocell102   2300   3550  492940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2494/q
Path End       : Net_2494/main_0
Capture Clock  : Net_2494/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   500000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2494/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2494/q       macrocell71   1250   1250  492945  RISE       1
Net_2494/main_0  macrocell71   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2494/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_1\/q
Path End       : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2154719p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165685

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10966
-------------------------------------   ----- 
End-of-path arrival time (ps)           10966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_1\/q                      macrocell106     1250   1250  2154719  RISE       1
\DEB_UART:BUART:counter_load_not\/main_0           macrocell29      4077   5327  2154719  RISE       1
\DEB_UART:BUART:counter_load_not\/q                macrocell29      3350   8677  2154719  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell19   2289  10966  2154719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \DEB_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \DEB_UART:BUART:sRX:RxSts\/clock
Path slack     : 2154762p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2171375

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16613
-------------------------------------   ----- 
End-of-path arrival time (ps)           16613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell20   3580   3580  2154762  RISE       1
\DEB_UART:BUART:rx_status_4\/main_1                 macrocell34      6809  10389  2154762  RISE       1
\DEB_UART:BUART:rx_status_4\/q                      macrocell34      3350  13739  2154762  RISE       1
\DEB_UART:BUART:sRX:RxSts\/status_4                 statusicell9     2873  16613  2154762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEB_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DEB_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2155248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166515

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11267
-------------------------------------   ----- 
End-of-path arrival time (ps)           11267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_ctrl_mark_last\/q     macrocell110   1250   1250  2155248  RISE       1
\DEB_UART:BUART:rx_counter_load\/main_0  macrocell32    4337   5587  2155248  RISE       1
\DEB_UART:BUART:rx_counter_load\/q       macrocell32    3350   8937  2155248  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/load   count7cell     2330  11267  2155248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DEB_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \DEB_UART:BUART:sTX:TxSts\/clock
Path slack     : 2155743p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2171375

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15632
-------------------------------------   ----- 
End-of-path arrival time (ps)           15632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell18      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  2155743  RISE       1
\DEB_UART:BUART:tx_status_0\/main_3                 macrocell30      3453   7033  2155743  RISE       1
\DEB_UART:BUART:tx_status_0\/q                      macrocell30      3350  10383  2155743  RISE       1
\DEB_UART:BUART:sTX:TxSts\/status_0                 statusicell8     5249  15632  2155743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:TxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_0\/q
Path End       : \DEB_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \DEB_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2160422p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165865

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_0\/q                macrocell107     1250   1250  2156509  RISE       1
\DEB_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell18   4193   5443  2160422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell18      0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEB_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \DEB_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2160468p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165865

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_bitclk_enable\/q          macrocell115     1250   1250  2160468  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell20   4147   5397  2160468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEB_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \DEB_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2161039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165865

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  2156688  RISE       1
\DEB_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell18   4636   4826  2161039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell18      0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DEB_UART:BUART:tx_state_0\/main_3
Capture Clock  : \DEB_UART:BUART:tx_state_0\/clock_0
Path slack     : 2161332p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7033
-------------------------------------   ---- 
End-of-path arrival time (ps)           7033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell18      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  2155743  RISE       1
\DEB_UART:BUART:tx_state_0\/main_3                  macrocell107     3453   7033  2161332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_last\/q
Path End       : \DEB_UART:BUART:rx_state_2\/main_8
Capture Clock  : \DEB_UART:BUART:rx_state_2\/clock_0
Path slack     : 2161380p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6985
-------------------------------------   ---- 
End-of-path arrival time (ps)           6985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_last\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_last\/q          macrocell120   1250   1250  2161380  RISE       1
\DEB_UART:BUART:rx_state_2\/main_8  macrocell114   5735   6985  2161380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_0\/q
Path End       : \DEB_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \DEB_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2161384p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165865

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_0\/q                macrocell111     1250   1250  2156351  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell20   3231   4481  2161384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_load_fifo\/q
Path End       : \DEB_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \DEB_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2161423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168745

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_load_fifo\/q            macrocell112     1250   1250  2156111  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell20   6072   7322  2161423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_1\/q
Path End       : \DEB_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \DEB_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2161454p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165865

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_1\/q                macrocell106     1250   1250  2154719  RISE       1
\DEB_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell18   3161   4411  2161454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell18      0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \DEB_UART:BUART:txn\/main_3
Capture Clock  : \DEB_UART:BUART:txn\/clock_0
Path slack     : 2161754p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell18      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell18   4370   4370  2161754  RISE       1
\DEB_UART:BUART:txn\/main_3                macrocell105     2241   6611  2161754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEB_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \DEB_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2161996p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165865

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_ctrl_mark_last\/q         macrocell110     1250   1250  2155248  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell20   2619   3869  2161996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:pollcount_0\/q
Path End       : \DEB_UART:BUART:rx_state_0\/main_9
Capture Clock  : \DEB_UART:BUART:rx_state_0\/clock_0
Path slack     : 2162020p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:pollcount_0\/q      macrocell118   1250   1250  2157922  RISE       1
\DEB_UART:BUART:rx_state_0\/main_9  macrocell111   5095   6345  2162020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:pollcount_0\/q
Path End       : \DEB_UART:BUART:rx_status_3\/main_6
Capture Clock  : \DEB_UART:BUART:rx_status_3\/clock_0
Path slack     : 2162020p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:pollcount_0\/q       macrocell118   1250   1250  2157922  RISE       1
\DEB_UART:BUART:rx_status_3\/main_6  macrocell119   5095   6345  2162020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEB_UART:BUART:pollcount_1\/main_0
Capture Clock  : \DEB_UART:BUART:pollcount_1\/clock_0
Path slack     : 2162283p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2162283  RISE       1
\DEB_UART:BUART:pollcount_1\/main_0        macrocell117   4142   6082  2162283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEB_UART:BUART:pollcount_0\/main_0
Capture Clock  : \DEB_UART:BUART:pollcount_0\/clock_0
Path slack     : 2162283p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2162283  RISE       1
\DEB_UART:BUART:pollcount_0\/main_0        macrocell118   4142   6082  2162283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEB_UART:BUART:pollcount_1\/main_1
Capture Clock  : \DEB_UART:BUART:pollcount_1\/clock_0
Path slack     : 2162294p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2162294  RISE       1
\DEB_UART:BUART:pollcount_1\/main_1        macrocell117   4131   6071  2162294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEB_UART:BUART:pollcount_0\/main_1
Capture Clock  : \DEB_UART:BUART:pollcount_0\/clock_0
Path slack     : 2162294p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2162294  RISE       1
\DEB_UART:BUART:pollcount_0\/main_1        macrocell118   4131   6071  2162294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_0\/q
Path End       : \DEB_UART:BUART:tx_state_1\/main_1
Capture Clock  : \DEB_UART:BUART:tx_state_1\/clock_0
Path slack     : 2162386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_0\/q       macrocell107   1250   1250  2156509  RISE       1
\DEB_UART:BUART:tx_state_1\/main_1  macrocell106   4729   5979  2162386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_0\/q
Path End       : \DEB_UART:BUART:tx_state_2\/main_1
Capture Clock  : \DEB_UART:BUART:tx_state_2\/clock_0
Path slack     : 2162386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_0\/q       macrocell107   1250   1250  2156509  RISE       1
\DEB_UART:BUART:tx_state_2\/main_1  macrocell108   4729   5979  2162386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_0\/q
Path End       : \DEB_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \DEB_UART:BUART:tx_bitclk\/clock_0
Path slack     : 2162386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_0\/q      macrocell107   1250   1250  2156509  RISE       1
\DEB_UART:BUART:tx_bitclk\/main_1  macrocell109   4729   5979  2162386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEB_UART:BUART:rx_state_3\/main_0
Capture Clock  : \DEB_UART:BUART:rx_state_3\/clock_0
Path slack     : 2162778p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  2155248  RISE       1
\DEB_UART:BUART:rx_state_3\/main_0    macrocell113   4337   5587  2162778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEB_UART:BUART:rx_state_2\/main_0
Capture Clock  : \DEB_UART:BUART:rx_state_2\/clock_0
Path slack     : 2162778p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  2155248  RISE       1
\DEB_UART:BUART:rx_state_2\/main_0    macrocell114   4337   5587  2162778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEB_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \DEB_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2162778p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_ctrl_mark_last\/q        macrocell110   1250   1250  2155248  RISE       1
\DEB_UART:BUART:rx_state_stop1_reg\/main_0  macrocell116   4337   5587  2162778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell116        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:pollcount_0\/q
Path End       : \DEB_UART:BUART:pollcount_1\/main_3
Capture Clock  : \DEB_UART:BUART:pollcount_1\/clock_0
Path slack     : 2162945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:pollcount_0\/q       macrocell118   1250   1250  2157922  RISE       1
\DEB_UART:BUART:pollcount_1\/main_3  macrocell117   4170   5420  2162945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:pollcount_0\/q
Path End       : \DEB_UART:BUART:pollcount_0\/main_2
Capture Clock  : \DEB_UART:BUART:pollcount_0\/clock_0
Path slack     : 2162945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:pollcount_0\/q       macrocell118   1250   1250  2157922  RISE       1
\DEB_UART:BUART:pollcount_0\/main_2  macrocell118   4170   5420  2162945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_0\/clock_0                       macrocell118        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_1\/q
Path End       : \DEB_UART:BUART:tx_state_0\/main_0
Capture Clock  : \DEB_UART:BUART:tx_state_0\/clock_0
Path slack     : 2163038p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_1\/q       macrocell106   1250   1250  2154719  RISE       1
\DEB_UART:BUART:tx_state_0\/main_0  macrocell107   4077   5327  2163038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEB_UART:BUART:rx_state_0\/main_6
Capture Clock  : \DEB_UART:BUART:rx_state_0\/clock_0
Path slack     : 2163244p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2163244  RISE       1
\DEB_UART:BUART:rx_state_0\/main_6         macrocell111   3181   5121  2163244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEB_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \DEB_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2163244p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2163244  RISE       1
\DEB_UART:BUART:rx_load_fifo\/main_6       macrocell112   3181   5121  2163244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEB_UART:BUART:rx_state_0\/main_7
Capture Clock  : \DEB_UART:BUART:rx_state_0\/clock_0
Path slack     : 2163246p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2163246  RISE       1
\DEB_UART:BUART:rx_state_0\/main_7         macrocell111   3179   5119  2163246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEB_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \DEB_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2163246p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5119
-------------------------------------   ---- 
End-of-path arrival time (ps)           5119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2163246  RISE       1
\DEB_UART:BUART:rx_load_fifo\/main_7       macrocell112   3179   5119  2163246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEB_UART:BUART:rx_state_0\/main_5
Capture Clock  : \DEB_UART:BUART:rx_state_0\/clock_0
Path slack     : 2163249p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2163249  RISE       1
\DEB_UART:BUART:rx_state_0\/main_5         macrocell111   3176   5116  2163249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEB_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \DEB_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2163249p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2163249  RISE       1
\DEB_UART:BUART:rx_load_fifo\/main_5       macrocell112   3176   5116  2163249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_0\/q
Path End       : \DEB_UART:BUART:txn\/main_2
Capture Clock  : \DEB_UART:BUART:txn\/clock_0
Path slack     : 2163287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_0\/q  macrocell107   1250   1250  2156509  RISE       1
\DEB_UART:BUART:txn\/main_2    macrocell105   3828   5078  2163287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_status_3\/q
Path End       : \DEB_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \DEB_UART:BUART:sRX:RxSts\/clock
Path slack     : 2163350p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2171375

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8025
-------------------------------------   ---- 
End-of-path arrival time (ps)           8025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_status_3\/q       macrocell119   1250   1250  2163350  RISE       1
\DEB_UART:BUART:sRX:RxSts\/status_3  statusicell9   6775   8025  2163350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:pollcount_1\/q
Path End       : \DEB_UART:BUART:rx_state_0\/main_8
Capture Clock  : \DEB_UART:BUART:rx_state_0\/clock_0
Path slack     : 2163413p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:pollcount_1\/q      macrocell117   1250   1250  2158742  RISE       1
\DEB_UART:BUART:rx_state_0\/main_8  macrocell111   3702   4952  2163413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:pollcount_1\/q
Path End       : \DEB_UART:BUART:rx_status_3\/main_5
Capture Clock  : \DEB_UART:BUART:rx_status_3\/clock_0
Path slack     : 2163413p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:pollcount_1\/q       macrocell117   1250   1250  2158742  RISE       1
\DEB_UART:BUART:rx_status_3\/main_5  macrocell119   3702   4952  2163413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEB_UART:BUART:tx_state_1\/main_2
Capture Clock  : \DEB_UART:BUART:tx_state_1\/clock_0
Path slack     : 2163538p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  2156688  RISE       1
\DEB_UART:BUART:tx_state_1\/main_2               macrocell106     4637   4827  2163538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEB_UART:BUART:tx_state_2\/main_2
Capture Clock  : \DEB_UART:BUART:tx_state_2\/clock_0
Path slack     : 2163538p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  2156688  RISE       1
\DEB_UART:BUART:tx_state_2\/main_2               macrocell108     4637   4827  2163538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEB_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \DEB_UART:BUART:tx_bitclk\/clock_0
Path slack     : 2163538p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  2156688  RISE       1
\DEB_UART:BUART:tx_bitclk\/main_2                macrocell109     4637   4827  2163538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_bitclk\/q
Path End       : \DEB_UART:BUART:tx_state_0\/main_5
Capture Clock  : \DEB_UART:BUART:tx_state_0\/clock_0
Path slack     : 2163643p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_bitclk\/q        macrocell109   1250   1250  2163643  RISE       1
\DEB_UART:BUART:tx_state_0\/main_5  macrocell107   3472   4722  2163643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_2\/q
Path End       : \DEB_UART:BUART:tx_state_0\/main_4
Capture Clock  : \DEB_UART:BUART:tx_state_0\/clock_0
Path slack     : 2163674p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_2\/q       macrocell108   1250   1250  2155355  RISE       1
\DEB_UART:BUART:tx_state_0\/main_4  macrocell107   3441   4691  2163674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:txn\/q
Path End       : \DEB_UART:BUART:txn\/main_0
Capture Clock  : \DEB_UART:BUART:txn\/clock_0
Path slack     : 2163703p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:txn\/q       macrocell105   1250   1250  2163703  RISE       1
\DEB_UART:BUART:txn\/main_0  macrocell105   3412   4662  2163703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEB_UART:BUART:rx_state_0\/main_0
Capture Clock  : \DEB_UART:BUART:rx_state_0\/clock_0
Path slack     : 2163705p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  2155248  RISE       1
\DEB_UART:BUART:rx_state_0\/main_0    macrocell111   3410   4660  2163705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEB_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \DEB_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2163705p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  2155248  RISE       1
\DEB_UART:BUART:rx_load_fifo\/main_0  macrocell112   3410   4660  2163705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEB_UART:BUART:rx_status_3\/main_0
Capture Clock  : \DEB_UART:BUART:rx_status_3\/clock_0
Path slack     : 2163705p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_ctrl_mark_last\/q  macrocell110   1250   1250  2155248  RISE       1
\DEB_UART:BUART:rx_status_3\/main_0   macrocell119   3410   4660  2163705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEB_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \DEB_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2163760p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2162283  RISE       1
\DEB_UART:BUART:rx_bitclk_enable\/main_0   macrocell115   2665   4605  2163760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEB_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \DEB_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2163789p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2162294  RISE       1
\DEB_UART:BUART:rx_bitclk_enable\/main_1   macrocell115   2636   4576  2163789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_0\/q
Path End       : \DEB_UART:BUART:rx_state_3\/main_1
Capture Clock  : \DEB_UART:BUART:rx_state_3\/clock_0
Path slack     : 2163881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_0\/q       macrocell111   1250   1250  2156351  RISE       1
\DEB_UART:BUART:rx_state_3\/main_1  macrocell113   3234   4484  2163881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_0\/q
Path End       : \DEB_UART:BUART:rx_state_2\/main_1
Capture Clock  : \DEB_UART:BUART:rx_state_2\/clock_0
Path slack     : 2163881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_0\/q       macrocell111   1250   1250  2156351  RISE       1
\DEB_UART:BUART:rx_state_2\/main_1  macrocell114   3234   4484  2163881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_0\/q
Path End       : \DEB_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \DEB_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2163881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_0\/q               macrocell111   1250   1250  2156351  RISE       1
\DEB_UART:BUART:rx_state_stop1_reg\/main_1  macrocell116   3234   4484  2163881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell116        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEB_UART:BUART:rx_state_0\/main_2
Capture Clock  : \DEB_UART:BUART:rx_state_0\/clock_0
Path slack     : 2163904p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  2160468  RISE       1
\DEB_UART:BUART:rx_state_0\/main_2   macrocell111   3211   4461  2163904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEB_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \DEB_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2163904p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_bitclk_enable\/q   macrocell115   1250   1250  2160468  RISE       1
\DEB_UART:BUART:rx_load_fifo\/main_2  macrocell112   3211   4461  2163904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEB_UART:BUART:rx_status_3\/main_2
Capture Clock  : \DEB_UART:BUART:rx_status_3\/clock_0
Path slack     : 2163904p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  2160468  RISE       1
\DEB_UART:BUART:rx_status_3\/main_2  macrocell119   3211   4461  2163904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_2\/q
Path End       : \DEB_UART:BUART:rx_state_0\/main_4
Capture Clock  : \DEB_UART:BUART:rx_state_0\/clock_0
Path slack     : 2163912p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_2\/q       macrocell114   1250   1250  2157277  RISE       1
\DEB_UART:BUART:rx_state_0\/main_4  macrocell111   3203   4453  2163912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_2\/q
Path End       : \DEB_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \DEB_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2163912p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_2\/q         macrocell114   1250   1250  2157277  RISE       1
\DEB_UART:BUART:rx_load_fifo\/main_4  macrocell112   3203   4453  2163912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_2\/q
Path End       : \DEB_UART:BUART:rx_status_3\/main_4
Capture Clock  : \DEB_UART:BUART:rx_status_3\/clock_0
Path slack     : 2163912p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_2\/q        macrocell114   1250   1250  2157277  RISE       1
\DEB_UART:BUART:rx_status_3\/main_4  macrocell119   3203   4453  2163912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_3\/q
Path End       : \DEB_UART:BUART:rx_state_0\/main_3
Capture Clock  : \DEB_UART:BUART:rx_state_0\/clock_0
Path slack     : 2163914p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_3\/q       macrocell113   1250   1250  2157285  RISE       1
\DEB_UART:BUART:rx_state_0\/main_3  macrocell111   3201   4451  2163914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_3\/q
Path End       : \DEB_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \DEB_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2163914p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_3\/q         macrocell113   1250   1250  2157285  RISE       1
\DEB_UART:BUART:rx_load_fifo\/main_3  macrocell112   3201   4451  2163914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_3\/q
Path End       : \DEB_UART:BUART:rx_status_3\/main_3
Capture Clock  : \DEB_UART:BUART:rx_status_3\/clock_0
Path slack     : 2163914p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_3\/q        macrocell113   1250   1250  2157285  RISE       1
\DEB_UART:BUART:rx_status_3\/main_3  macrocell119   3201   4451  2163914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_1\/q
Path End       : \DEB_UART:BUART:txn\/main_1
Capture Clock  : \DEB_UART:BUART:txn\/clock_0
Path slack     : 2163961p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_1\/q  macrocell106   1250   1250  2154719  RISE       1
\DEB_UART:BUART:txn\/main_1    macrocell105   3154   4404  2163961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_1\/q
Path End       : \DEB_UART:BUART:tx_state_1\/main_0
Capture Clock  : \DEB_UART:BUART:tx_state_1\/clock_0
Path slack     : 2163994p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_1\/q       macrocell106   1250   1250  2154719  RISE       1
\DEB_UART:BUART:tx_state_1\/main_0  macrocell106   3121   4371  2163994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_1\/q
Path End       : \DEB_UART:BUART:tx_state_2\/main_0
Capture Clock  : \DEB_UART:BUART:tx_state_2\/clock_0
Path slack     : 2163994p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_1\/q       macrocell106   1250   1250  2154719  RISE       1
\DEB_UART:BUART:tx_state_2\/main_0  macrocell108   3121   4371  2163994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_1\/q
Path End       : \DEB_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \DEB_UART:BUART:tx_bitclk\/clock_0
Path slack     : 2163994p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_1\/q      macrocell106   1250   1250  2154719  RISE       1
\DEB_UART:BUART:tx_bitclk\/main_0  macrocell109   3121   4371  2163994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEB_UART:BUART:rx_state_3\/main_6
Capture Clock  : \DEB_UART:BUART:rx_state_3\/clock_0
Path slack     : 2164095p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2163244  RISE       1
\DEB_UART:BUART:rx_state_3\/main_6         macrocell113   2330   4270  2164095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEB_UART:BUART:rx_state_2\/main_6
Capture Clock  : \DEB_UART:BUART:rx_state_2\/clock_0
Path slack     : 2164095p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2163244  RISE       1
\DEB_UART:BUART:rx_state_2\/main_6         macrocell114   2330   4270  2164095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEB_UART:BUART:rx_state_3\/main_7
Capture Clock  : \DEB_UART:BUART:rx_state_3\/clock_0
Path slack     : 2164107p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2163246  RISE       1
\DEB_UART:BUART:rx_state_3\/main_7         macrocell113   2318   4258  2164107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEB_UART:BUART:rx_state_2\/main_7
Capture Clock  : \DEB_UART:BUART:rx_state_2\/clock_0
Path slack     : 2164107p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2163246  RISE       1
\DEB_UART:BUART:rx_state_2\/main_7         macrocell114   2318   4258  2164107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEB_UART:BUART:rx_state_3\/main_5
Capture Clock  : \DEB_UART:BUART:rx_state_3\/clock_0
Path slack     : 2164111p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2163249  RISE       1
\DEB_UART:BUART:rx_state_3\/main_5         macrocell113   2314   4254  2164111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEB_UART:BUART:rx_state_2\/main_5
Capture Clock  : \DEB_UART:BUART:rx_state_2\/clock_0
Path slack     : 2164111p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2163249  RISE       1
\DEB_UART:BUART:rx_state_2\/main_5         macrocell114   2314   4254  2164111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \DEB_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \DEB_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2164120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2164120  RISE       1
\DEB_UART:BUART:rx_bitclk_enable\/main_2   macrocell115   2305   4245  2164120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_bitclk\/q
Path End       : \DEB_UART:BUART:tx_state_1\/main_5
Capture Clock  : \DEB_UART:BUART:tx_state_1\/clock_0
Path slack     : 2164294p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_bitclk\/q        macrocell109   1250   1250  2163643  RISE       1
\DEB_UART:BUART:tx_state_1\/main_5  macrocell106   2821   4071  2164294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_bitclk\/q
Path End       : \DEB_UART:BUART:tx_state_2\/main_5
Capture Clock  : \DEB_UART:BUART:tx_state_2\/clock_0
Path slack     : 2164294p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_bitclk\/q        macrocell109   1250   1250  2163643  RISE       1
\DEB_UART:BUART:tx_state_2\/main_5  macrocell108   2821   4071  2164294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_bitclk\/q
Path End       : \DEB_UART:BUART:txn\/main_6
Capture Clock  : \DEB_UART:BUART:txn\/clock_0
Path slack     : 2164299p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_bitclk\/q  macrocell109   1250   1250  2163643  RISE       1
\DEB_UART:BUART:txn\/main_6   macrocell105   2816   4066  2164299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:pollcount_1\/q
Path End       : \DEB_UART:BUART:pollcount_1\/main_2
Capture Clock  : \DEB_UART:BUART:pollcount_1\/clock_0
Path slack     : 2164340p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:pollcount_1\/q       macrocell117   1250   1250  2158742  RISE       1
\DEB_UART:BUART:pollcount_1\/main_2  macrocell117   2775   4025  2164340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:pollcount_1\/clock_0                       macrocell117        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_2\/q
Path End       : \DEB_UART:BUART:tx_state_1\/main_3
Capture Clock  : \DEB_UART:BUART:tx_state_1\/clock_0
Path slack     : 2164589p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_2\/q       macrocell108   1250   1250  2155355  RISE       1
\DEB_UART:BUART:tx_state_1\/main_3  macrocell106   2526   3776  2164589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_2\/q
Path End       : \DEB_UART:BUART:tx_state_2\/main_3
Capture Clock  : \DEB_UART:BUART:tx_state_2\/clock_0
Path slack     : 2164589p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_2\/q       macrocell108   1250   1250  2155355  RISE       1
\DEB_UART:BUART:tx_state_2\/main_3  macrocell108   2526   3776  2164589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_2\/q
Path End       : \DEB_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \DEB_UART:BUART:tx_bitclk\/clock_0
Path slack     : 2164589p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_2\/q      macrocell108   1250   1250  2155355  RISE       1
\DEB_UART:BUART:tx_bitclk\/main_3  macrocell109   2526   3776  2164589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_bitclk\/clock_0                         macrocell109        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_2\/q
Path End       : \DEB_UART:BUART:txn\/main_4
Capture Clock  : \DEB_UART:BUART:txn\/clock_0
Path slack     : 2164590p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_2\/q  macrocell108   1250   1250  2155355  RISE       1
\DEB_UART:BUART:txn\/main_4    macrocell105   2525   3775  2164590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEB_UART:BUART:rx_state_3\/main_2
Capture Clock  : \DEB_UART:BUART:rx_state_3\/clock_0
Path slack     : 2164794p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  2160468  RISE       1
\DEB_UART:BUART:rx_state_3\/main_2   macrocell113   2321   3571  2164794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEB_UART:BUART:rx_state_2\/main_2
Capture Clock  : \DEB_UART:BUART:rx_state_2\/clock_0
Path slack     : 2164794p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_bitclk_enable\/q  macrocell115   1250   1250  2160468  RISE       1
\DEB_UART:BUART:rx_state_2\/main_2   macrocell114   2321   3571  2164794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_2\/q
Path End       : \DEB_UART:BUART:rx_state_3\/main_4
Capture Clock  : \DEB_UART:BUART:rx_state_3\/clock_0
Path slack     : 2164807p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_2\/q       macrocell114   1250   1250  2157277  RISE       1
\DEB_UART:BUART:rx_state_3\/main_4  macrocell113   2308   3558  2164807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_2\/q
Path End       : \DEB_UART:BUART:rx_state_2\/main_4
Capture Clock  : \DEB_UART:BUART:rx_state_2\/clock_0
Path slack     : 2164807p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_2\/q       macrocell114   1250   1250  2157277  RISE       1
\DEB_UART:BUART:rx_state_2\/main_4  macrocell114   2308   3558  2164807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_2\/q
Path End       : \DEB_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \DEB_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2164807p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_2\/q               macrocell114   1250   1250  2157277  RISE       1
\DEB_UART:BUART:rx_state_stop1_reg\/main_3  macrocell116   2308   3558  2164807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell116        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_0\/q
Path End       : \DEB_UART:BUART:rx_state_0\/main_1
Capture Clock  : \DEB_UART:BUART:rx_state_0\/clock_0
Path slack     : 2164808p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_0\/q       macrocell111   1250   1250  2156351  RISE       1
\DEB_UART:BUART:rx_state_0\/main_1  macrocell111   2307   3557  2164808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_0\/q
Path End       : \DEB_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \DEB_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2164808p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_0\/q         macrocell111   1250   1250  2156351  RISE       1
\DEB_UART:BUART:rx_load_fifo\/main_1  macrocell112   2307   3557  2164808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_load_fifo\/clock_0                      macrocell112        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_0\/q
Path End       : \DEB_UART:BUART:rx_status_3\/main_1
Capture Clock  : \DEB_UART:BUART:rx_status_3\/clock_0
Path slack     : 2164808p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_0\/q        macrocell111   1250   1250  2156351  RISE       1
\DEB_UART:BUART:rx_status_3\/main_1  macrocell119   2307   3557  2164808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_status_3\/clock_0                       macrocell119        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_3\/q
Path End       : \DEB_UART:BUART:rx_state_3\/main_3
Capture Clock  : \DEB_UART:BUART:rx_state_3\/clock_0
Path slack     : 2164815p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_3\/q       macrocell113   1250   1250  2157285  RISE       1
\DEB_UART:BUART:rx_state_3\/main_3  macrocell113   2300   3550  2164815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_3\/q
Path End       : \DEB_UART:BUART:rx_state_2\/main_3
Capture Clock  : \DEB_UART:BUART:rx_state_2\/clock_0
Path slack     : 2164815p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_3\/q       macrocell113   1250   1250  2157285  RISE       1
\DEB_UART:BUART:rx_state_2\/main_3  macrocell114   2300   3550  2164815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_2\/clock_0                        macrocell114        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:rx_state_3\/q
Path End       : \DEB_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \DEB_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2164815p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_3\/clock_0                        macrocell113        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:rx_state_3\/q               macrocell113   1250   1250  2157285  RISE       1
\DEB_UART:BUART:rx_state_stop1_reg\/main_2  macrocell116   2300   3550  2164815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell116        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:tx_state_0\/q
Path End       : \DEB_UART:BUART:tx_state_0\/main_1
Capture Clock  : \DEB_UART:BUART:tx_state_0\/clock_0
Path slack     : 2164828p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:tx_state_0\/q       macrocell107   1250   1250  2156509  RISE       1
\DEB_UART:BUART:tx_state_0\/main_1  macrocell107   2287   3537  2164828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEB_UART:BUART:tx_state_0\/main_2
Capture Clock  : \DEB_UART:BUART:tx_state_0\/clock_0
Path slack     : 2165007p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3358
-------------------------------------   ---- 
End-of-path arrival time (ps)           3358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  2156688  RISE       1
\DEB_UART:BUART:tx_state_0\/main_2               macrocell107     3168   3358  2165007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_0\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEB_UART:BUART:txn\/main_5
Capture Clock  : \DEB_UART:BUART:txn\/clock_0
Path slack     : 2165109p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3256
-------------------------------------   ---- 
End-of-path arrival time (ps)           3256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell19    190    190  2165109  RISE       1
\DEB_UART:BUART:txn\/main_5                      macrocell105     3066   3256  2165109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:txn\/clock_0                               macrocell105        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEB_UART:BUART:tx_state_1\/main_4
Capture Clock  : \DEB_UART:BUART:tx_state_1\/clock_0
Path slack     : 2165120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3245
-------------------------------------   ---- 
End-of-path arrival time (ps)           3245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell19    190    190  2165109  RISE       1
\DEB_UART:BUART:tx_state_1\/main_4               macrocell106     3055   3245  2165120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_1\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEB_UART:BUART:tx_state_2\/main_4
Capture Clock  : \DEB_UART:BUART:tx_state_2\/clock_0
Path slack     : 2165120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (DEB_UART_IntClock:R#1 vs. DEB_UART_IntClock:R#2)   2171875
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2168365

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3245
-------------------------------------   ---- 
End-of-path arrival time (ps)           3245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\DEB_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell19    190    190  2165109  RISE       1
\DEB_UART:BUART:tx_state_2\/main_4               macrocell108     3055   3245  2165120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\DEB_UART:BUART:tx_state_2\/clock_0                        macrocell108        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

