# MIPS-Pipelined
The main **5-Stages** in a RISC pipeline architecture 
 - Instruction Fetch
 - Instruction Decode
 - Execute
 - Memory Access
 - Writeback
 
![](Pipeline_MIPS.png)

### Data Memory

**INPUT:**
- Address: What address in memory you will look up Read/Write.
- Write data: the data that will get written into memory


 
