# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7a100ticsg324-1L

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/microwatt_0.cache/wt [current_project]
set_property parent.project_path /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/microwatt_0.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_cache_permissions {read write} [current_project]
set_property include_dirs {
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado
} [current_fileset]
set_property generic {cpus=2 memory_size=16384 use_litedram=true use_liteeth=true use_litesdcard=false disable_flatten_core=false no_bram=false spi_flash_offset=4194304 log_length=2048 uart_is_16550=true has_uart1=false has_fpu=true has_btc=true} [current_fileset]
read_verilog -library xil_defaultlib {
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/raminfr.v
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_receiver.v
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_regs.v
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_rfifo.v
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_sync_flops.v
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_tfifo.v
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_top.v
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_transmitter.v
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_wb.v
  /home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v
  /home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v
  /home/pe1576su/Desktop/slice/microwatt/litesdcard/generated/xilinx.100e6/litesdcard_core.v
}
read_vhdl -vhdl2008 -library xil_defaultlib {
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode_types.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/wishbone_types.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/common.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fetch1.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/predecode.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/helpers.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode2.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/register_file.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cr_file.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/crhelpers.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/ppc_fx_insns.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/sim_console.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/logical.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/countbits.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/bitsort.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/control.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/loadstore1.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/mmu.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dcache.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/divider.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/rotator.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/pmu.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/writeback.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/insn_helpers.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/plrufn.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cache_ram.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core_debug.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/utils.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/clk_gen_plle2.vhd
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/top-arty.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/wishbone_arbiter.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/wishbone_debug_master.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/wishbone_bram_wrapper.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/soc.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xics.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/gpio.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/syscon.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/sync_fifo.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/spi_rxtx.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/spi_flash_ctrl.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/git.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/main_bram.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/soc_reset.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/pp_fifo.vhd
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/pp_soc_uart.vhd
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/pp_utilities.vhd
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/nonrandom.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl
  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult-32s.vhdl
  /home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram-initmem.vhdl
  /home/pe1576su/Desktop/slice/microwatt/litedram/extras/litedram-wrapper-l2.vhdl
}
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc
set_property used_in_implementation false [get_files /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc]

set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top toplevel -part xc7a100ticsg324-1L


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef toplevel.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
